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Oversampling and noise-shaping methods for digital-to-analog (D/A) conversion have 
been widely accepted as methods of choice in high performance data conversion 
applications. In this thesis, the fundamentals of D/A conversion and oversampling D/A 
conversion were discussed, along with the detailed analysis and comparison of the reported 
state-of-the-art oversampling D/A converters. 
Conventional oversampling D/A converters use 1-bit internal D/A conversion. Complex 
analog filters and/or large oversampling ratios are usually needed in these 1-bit 
oversampling D/A converters. Using multi-bit internal D/A conversion, the analog filter 
can be much simpler and the oversampling ratio can be greatly reduced. However, the 
linearity of the multi-bit D/A converter has to be at least the same as that required by the 
overall system. 
The dual-quantization technique developed in the course of this research provides a good 
alternative for implementing multi-bit oversampling D/A converters. The system uses two 
internal D/A converters; one is single-bit and the other is multi-bit. The single-bit D/A 
converter is used in a path called the signal path while the multi-bit D/A converter is used 
in a path called the correction path. Since the multi-bit D/A converter is not directly placed 
in the signal path, its nonlinearity error can be noise shaped by an analog differentiator so 
that the in-band noise contribution from the nonlinearity error is very small at the system 
output, greatly reducing the linearity requirement on the multi-bit internal D/A converter. 
An experimental implementation of an oversampling D/A converter using the 
dual-quantization technique was carried out to verify the concept. Despite about 10 dB 
higher noise than expected and the high second-order harmonic distortion due to practical 
problems in the implementation, the implemented system showed that the corrected output 
had more than 20 dB improvement over the uncorrected output in both signal-to-noise ratio 
and dynamic range, demonstrating the validity of the concept. 
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1. INTRODUCTION 
Digital computers have changed nearly all aspects of modern human society. The 
tremendous motivation behind pursuing more and more powerful digital computers has led 
integrated circuit technology into the sub-micron world. Rapid developments in digital 
integrated circuit and digital signal processing technologies have  made digital signal 
processing systems more powerful and less expensive than ever, penetrating more and 
more into our everyday  life  and replacing traditionally analog systems. Many 
conventionally difficult signal processing tasks are now easily achievable  using these 
advanced digital systems. Compared to analog signal processing systems, digital systems 
have superior accuracy, more flexibility and are more reliable. The resolution of a digital 
system is theoretically limited only by the number of bits used to represent the signal. 
However, powerful digital systems demand powerful digital-to-analog (D/A) and 
analog-to-digital (A/D) interfaces or converters to connect them with theoutside world, for 
the physical world surrounding us is analog in nature. These interfaces or data converters 
serve as bridges between the physically  meaningless mathematical quantities used to 
represent signals in digital systems and the physical quantities such as electrical voltage, 
current or charge. These electrical quantities can then be converted into real world signals, 
such as sounds or pictures using speakers or computer monitors as transducers. Due to the 
nature of the signals involved in D/A and A/D converters, the resolution of these converters 
can not be arbitrarily increased as in a digital system by simply increasing the number of 
bits. The achievable performance of these mixed signal  processing systems  is 
fundamentally limited by the performance of the analog systems, namely the A/D and D/A 
data converters. 2 
Conventional A/D and D/A data converters convert data using a clock rate thatis the 
same as or slightly above the Nyquist-rate  of the signal, which is twice the signal 
bandwidth. These converters are often referred to as Nyquist-rate data converters. The most 
important advantage of Nyquist-rate data converters is that the achievable conversion rate 
can go as high as one sample per clock cycle, without using time interleaving to increase 
the conversion rate. The main disadvantage is that their  conversion accuracy is 
fundamentally dependent on the component matching accuracy. The matching accuracy of 
today's typical digital CMOS technology provides about 10-bit performance for Nyquist-
rate data converters, without using trimming or calibration processes. This performance 
falls far behind the requirements of many applications. For example, in hi-fi stereo audio 
applications, 16-bit performance is mandatory. Using laser trimming or  calibration 
processes for Nyquist-rate data converters can improve the conversion accuracy, but this 
adds significantly to the cost. 
A good solution to the above dilemma is to use oversampling data converters for high 
precision relatively low bandwidth applications [1]. These converters can achieve high 
performance without requiring high accuracy components. Oversampling A/D and D/A 
converters achieving better than 16-bit accuracy, fabricated in digital CMOS processes, 
have been reported without using expensive laser trimming or  calibration process 
[2][3] [4] [5]. 
The high conversion accuracy achieved in oversampling data converters is obtained 
by operating the system at much higher clock rate than the Nyquist rate, which is twice of 
the signal bandwidth. These converters take full advantage  of the high operation speed 
available through advanced digital processing technologies and trade the speed for 
conversion accuracy. The conversion accuracy is usually not limited by the component 
matching accuracy, but rather by the achievable operation speed from a given processing 
technology. 
Historically, oversampling data converters were developed  primary for A/D 
converters. Most of the research work in the field were and still are related directly to A/D 
conversion. Although many techniques and system architectures used for oversampling A/ 
D converters can be transformed to be used in oversampling D/A converters, there are 3 
unique challenges in the analysis, design and implementation of oversampling D/A 
converters. Low noise analog low pass filter design is such an example. 
Oversampling D/A converters often utilize single-bit internal D/A converters. These 
single-bit oversampling D/A converters have been successfully built for many high-
accuracy applications. Such a D/A conversion system is inherently linear, has low 
sensitivity to component mismatches and the 1-bit D/A converter itself is easy to 
implement. However, the output from the 1-bit D/A converter is usually a square wave with 
a large amplitude as well as steep slopes and hence contains considerable high-frequency 
noise power. These properties make the realization of the analog reconstruction  filter 
complex and difficult. The linearity of the analog reconstruction filter is difficult to 
maintain in the presence of such a large and fast-slewing input signal. In addition to this 
difficulty, the oversampling ratio is usually high in order to achieve high  conversion 
accuracy, which results in low achievable conversion rate  for a given processing 
technology. 
An effective way to reduce these problems is to utilize a multi-bit internal D/A 
converter rather than a single-bit one. The added bits in the internal D/A converter not only 
increase the signal-to-noise ratio and the dynamic range but also ease the design of the 
analog reconstruction filter, and often leading to a much simpler  implementation. 
Unfortunately, any nonlinearity in the multi-bit D/A converter will introduce harmonic 
distortion and extra noise into the signal. The device matching accuracy  requirement 
associated with Nyquist-rate data converters again becomes the limiting factor  in the 
achievable conversion accuracy. 
Various techniques, each with its own advantages and disadvantages, have been 
proposed and used to overcome this difficulty. In this research, an alternative, in many 
respects preferred technique, is proposed for reducing the above mentioned difficulty. This 
technique uses two digital quantizers and two internal D/A converters.  One has high 
linearity but low bit resolution (single-bit) and the other has low linearity but relatively high 
bit resolution (multi-bit). By not putting the multi-bit D/A converter directly in the signal 
path, the noise introduced from the multi-bit D/A converter nonlinearity can be shaped in 
frequency and subsequently filtered out by the analog reconstruction filter. The theoretical 4 
and practical validities of this technique are the topics of study in this  research. An 
experimental implementation of an oversampling D/A converter utilizing this technique 
was included as part of this research project. 
Chapter 1 of this thesis is an introduction to the background of this research project 
and the thesis. Chapter 2 serves to cover some fundamentals of A/D and D/A converters 
needed for understanding the following chapters. Chapter 3 is an introduction to the field 
of oversampling D/A conversion. The principles of oversampling and noise-shaping are 
discussed; some useful and commonly used noise-shaping topologies are  described. 
Chapter 4 is intended for covering the research background of this project  from the 
technical point of view. Some recently published papers on oversampling D/A converters 
are described and their advantages and disadvantages are discussed in this chapter. Chapter 
5 presents a novel dual-quantization oversampling D/A converter architecture which is an 
improvement over the existing oversampling D/A conversion techniques.  Chapter 6 
describes an experimental implementation intended to verify the  validity of the dual-
quantization technique. Chapter 7 gives the conclusions and suggests somefuture research 
work. 
A patent (U.S. patent #5,369,403; Nov. 29, 1994) has been granted on the principles 
described in this thesis to Gabor C. Temes and Shaofeng Shu. 5 
2. ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG 
CONVERSIONS 
21  Analog-to-Digital Conversion 
Analog signals are realized by physical quantities. In the real world, they are 
continuous both in time and amplitude. Digital signals are mathematical quantities, often 
represented by binary numbers and are discrete both in time and amplitude. Conversion of 
a continuous-time continuous-amplitude analog signal to a digital signal generally involves 
three functional steps: periodic sampling in time, uniform quantization in amplitude and 
analog-to-digital conversion. 
Figure 2.1 shows a functional block diagram for converting a continuous-time 
continuous-amplitude analog signal into a digital signal. The corresponding signal 
waveform is shown at the output of each block. There are three functional blocks shownin 
the figure: periodic sampling, uniform quantization and A/D conversion. In  circuit 
implementation, these functions or combinations of these functions may be embedded in 
one or several circuit blocks. The sampling function is usually a sample-and-hold function 
in circuit implementation, which has a staircase output waveform rather than the impulse 
sequence shown in the figure. The holding function is not essential in the conversion 
process from a system point of view. Therefore, it is not included in the discussion. An 
encoder may be added following the A/D conversion block for encoding the digital output 
to the desired signal format, such as 2's complement notation. 
In this section, the periodic sampling and the uniform quantization functions will be 
discussed in detail. The A/D conversion function following the quantization operation, 
which converts the quantized analog signal into a digital signal, involves a scaling of the 
quantized analog signal to a reference with the same physical dimension as the input analog 
signal, such as a voltage as shown in the figure. The output is a dimensionless digital signal. 
This function is usually embedded in the quantization process. It is shown as a separate 
block in Figure 2.1 in order to analyze the effects of amplitude quantization explicitly. 6 
vd(t)  vd(nTs)  vdd(nTs) 
A 
Ts, I  
010011... 
1  011010... 
t  t 
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Sampling  Quantization  Conversion 4
fs 
fs	  fs fs 
Figure 2.1.	  Functional block diagram for converting a continuous-time 
continuous-amplitude analog signal to a digital signal. 
2.1.1  Periodic Sampling 
In Figure 2.1, a continuous-time analog signal IVO is periodically sampled at the 
discrete-time instants t = nTs so that the output from the sampling function is given by 
v d (nT ) =  c(t) It = nT'  (2.1) 
where n is an integer number in (0,  .  Ts is the sampling period and fs = 117's is the 
sampling frequency. Notice that vd(nTs) is defined only at the discrete-time instants. 
If the continuous-time analog signal vc(t) is band-limited such that 
V c (f) = F [vc (0] =  0 for f > fn,  (2.2) 
where F[] is the Fourier transform operator, the Nyquist sampling theorem states that the 
continuous-time signal vc(t) is uniquely determined by the discrete-time signal vd(nTs) iffs 7 
Spectral density of vc(t) 
1 
Frequency 
fn  fs
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Images 
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Figure 2.2.  Frequency domain view of periodic sampling 
(a) the original signal (b) the sampled signal. 
> 2fn  [6]. Frequency 2f is called the Nyquist frequency or the Nyquist rate of the 
continuous-time analog signal vc(t). 
The effect of this periodic sampling in the frequency domain is to generate images of 
the original signal at the frequencies f = kfs, where k is an integer in  (--...., eo)  [6]. This 
effect is shown in Figure 2.2. The spectrum of the original continuous-time signal vc(t) is 
shown in Figure 2.2(a) and the spectrum of the corresponding discrete-time signal vd(nTs) 
is shown in Figure 2.2(b). 
If the images do not overlap with each other, as shown in the figure, the original 
continuous-time signal vc(t) can be reconstructed by a low pass filter which removes the 
image components in the discrete-time signal vd(nTs). If the images overlap, signal aliasing 
occurs. This aliasing distorts the original signal. Then, the original signal can no longer be 
restored by linear filtering. 8 
Any real-world signal starts at a finite time instant, which can be defined as vc(t) = 0 
for t < 0. They cannot be truly band-limited as defined by (2.2). However, if the distortion 
due to signal aliasing is much smaller than that required by the specifications, the signal 
can be considered band-limited. 
2.1.2  Uniform Quantization 
The sampled signal from the output of the sampling functional block, vd(nTs), is 
discrete in time but continuous in amplitude. To use finite n-bit binary digital numbers to 
represent this signal, the amplitude of the signal vd(nTs) needs to be uniformly quantized to 
one of the prescribed levels. The uniform quantization process in Figure 2.1 is done by a 
quantizer. There is a finite number of signal amplitude levels at the quantizer output,which 
can then be converted or encoded into the corresponding digital code by scaling the 
quantized signal to a reference in the following A/D conversion functional block. 
The function of the quantizer can be illustrated by Figure 2.3, which shows the input 
output relationship of a 3-bit uniform quantizer and the corresponding quantization error 
as a function of the input signal amplitude. The amplitude of the input signal to the 
quantizer is continuous and the output is discrete, as indicated by the solid line of the input 
output relationship in the figure. The maximum peak-to-peak amplitude of the input 
signal should be less than 2Am so that the quantizer is not overloaded. Am corresponds to 
half of the quantizer non-saturated input range shown in Figure 2.3. In other words, this 
guarantees that the magnitude of the quantization error will not be greater than 
A 
, where 
the quantization step A is given by 
2Am  A  m m  (2.3) l 2N - 2N 
In equation (2.3), N is the number of binary bits for the quantization, so 2N is the total 
number of the quantization levels. 9 
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Figure 2.3.  A 3-bit uniform quantizer (a) input - output relationship 
(b) quantization error. 
Clearly, the quantization process is a nonlinear one. The statistical properties of the 
error depend on the input signal. However, to simplify the analysis, a linearized model can 
be used for the quantizer where the error is assumed to be an  additive white noise 10 
Error 
An additive white noise 
Input  Output 
Figure2.4.  A linear model for the quantizer. 
uncorrelated with the input signal  1.7.1. This linear model of the quantizer is shown in Figure 
2.4. This model is a good approximation of the quantizer if the quantizer has many 
quantization levels and the input signal is a complex or busy signal with large amplitude 
but not so large as to overload the quantizer [7]. If we further assume that the error is evenly 
,  distributed in  (--2' 
A 
2 )  then the noise power from the quantization error is 
2  A2 
e = .  (2.4) erms  12 
Due to aliasing effect, all of this noise power can be found inside the frequency band 0 
fs12. 
Sinusoidal signals are commonly used to measure the signal-to-noise ratio of A/D and 
D/A converters. The largest amplitude a sinusoidal signal that does not overload the 
quantizer is 
Am 
Arms =  (2.5) 
If the signal bandwidth is fs/2, or in other words, the sampling frequency is the same 
as the Nyquist-rate of the input signal, all the quantization noise power falls inside the 
signal band. Thus, the peak signal-to-noise ratio expressed in decibels from the 
quantization process with sinusoidal input signals is 
2 
SNR = 10  = 6.02N + 1.76 (dB).  (2.6) 
e/MS  11 
The quantization noise described above is inherently associated with any digital 
signal represented by finite number of binary bits. For example, a 16-bit digital signal has 
an inherent maximum signal-to-noise ratio of about 98 dB with a sinusoidal input signal. 
By using oversampling and noise shaping, the in-band signal-to-noise ratio can be 
substantially increased. The subject of oversampling and noise-shaping will be discussed 
in the next chapter. 
It should be pointed out that the assumption that the quantization error is a white noise 
uncorrelated with the input signal may result in large errors in predicting the modulator's 
performance if the input test sinusoidal signal is chosen carelessly. In fact, the quantization 
noise can be analytically analyzed without making any assumptions about its statistical 
properties when the input is a sinusoidal signal [8]. The power spectral density function of 
the signal obtained by quantizing a sinusoidal signal is in fact purely discrete with 
frequencies 
= Fr[(2m1) .I].fs,  (2.7) 
where function Fr[x] denotes the fractional part of x;10 is the frequency of the input 
sinusoidal signal, L is the sampling frequency and m = 0, ±1, ±2,... [8]. Thus,  if the 
frequency of the test sinusoidal signal is a rational fraction of the sampling frequency, the 
components at the frequencies higher than fs/2, which fall back into the frequency band 0 
f12 due to sampling, will overlap with each other and create distinct spectral tones.  The 
errors from quantizing such a sinusoidal signal is obviously not even close to a white noise. 
Such frequencies of sinusoidal signals should be avoided when testing A/D and D/A 
converters. 
LI  Digital-to-Analog Conversion 
Digital-to-analog conversion is the reverse of analog-to-digital conversion, where 
periodic sampling is replaced by continuous interpolation and quantization is replaced by 
smoothing filtering. A functional block diagram for converting a digital signal into a 12 
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Figure 2.5.	  A Functional block diagram for converting a digital signal 
to a continuous-time continuous-amplitude analog signal. 
continuous-time continuous-amplitude analog signal is shown in Figure 2.5. There are also 
three functional blocks shown in the diagram: D/A conversion, zero-order holding and 
smoothing filtering. In a circuit implementation, the D/A conversion block, which converts 
the input digital signal into a discrete-time analog signal, is usually implemented in the 
same circuit block as the zero-order holding block. 
2.2.1  D/A Conversion 
In Figure 2.5, an N-bit binary input digital signal di(n) at a clock rate of fs is first 
converted into an analog signal by scaling it to a reference in the D/A conversion functional 
block. The reference in this case is a voltage, which correspondingly gives a voltage output 
signal. The output from the D/A conversion block is a discrete-time discrete-amplitude 
analog signal vd(nTs). If the N-bit binary input digital signal di(n) is represented by 
di = d1d2.  dN,	  (2.8) 13 
where d1 is the most-significant bit (MSB) and dN is least significant bit (LSB) of the digital 
signal, the D/A conversion can be described by 
Vdq  = (1, d.  21  Vref'  (2.9) 
=1 
where Vref is the reference voltage, which serves as a bridge between the digital and analog 
worlds. Here, both digital and analog signals are assumed to be unipolar signals for 
simplicity. Equation (2.9) can be easily extended to the more general cases of bipolar 
signals. The mapping given by (2.9) is graphically shown in Figure 2.6(b) when N = 3 [9]. 
Notice that there is a one to one correspondence between the input digital word and 
the output analog voltage. In the ideal case, one can draw a straight line and all the output 
points lie on the line in the input - output relationship plot as shown in Figure 2.6(b). In 
reality, the output points will not fall exactly on the line due to circuit non-idealities, except 
for the two points on which the straight line is defined. Then, the D/A conversion will not 
be a linear process and distortion will be introduced. The circuit implementation of the D/ 
A conversion function will be discussed in the next section. 
2.2.2  Holding 
The discrete-time analog signal v d(nT s) from the output of the scaling function is only 
defined at the discrete-time instants t = nTs. Converting this signal into a continuous-time 
signal involves an interpolation process, which interpolates or re- defines  signals 
continuously between the adjacent discrete samples. The most commonly used approach 
for converting a discrete-time analog signal into a continuous-time analog signal is to use 
a zero-order hold function. 
The holding function holds each sample of the input signal vdd(nTs) for Ts seconds 
and gives the output signal vsh(t), which has a staircase waveform as shown in Figure 2.5. 
Assuming that vdq(nTs) = 0 for t < 0, the relationship between vsh(t) and vd(nTs) is 14 
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where u(t) is the unit step function. 
The transformation between the two signals is a linear process with a transfer function 
given by [10] 15 
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Figure 2.7.  The magnitude response of the zero-order hold function. 
HsH(f) .  (2.11) 
where fs is the sampling frequency. The magnitude response of the holding function using 
zero-order hold is a first-order Sinc function, which is shown in Figure 2.7. 
The non-idealities of the circuit used to implement  this holding function may 
introduce distortion and gain errors. This will be discussed in Chapter 6 along with the 
discussion of the circuit implementation of this holding function. 16 
2.2.3  Smoothing Filtering  
The conversion is completed by removing or suppressing the frequency components 
higher thanfs/2 in the staircase waveform output signal from the holding function. The final 
analog output signal should be a smooth continuous-time analog signal. The specifications 
for the amount of out of band attenuation from the smoothing filter depends on the 
application. 
2.1  Basic D/A Conversion Circuits 
As discussed above, the signal conversion from a binary digital signal to a 
continuous-time continuous-amplitude analog signal involves three basic steps. One of the 
three steps is the D/A conversion which converts a digital signal into a sampled and 
quantized analog signal by scaling a reference, as indicate in Figure 2.5. Such a scaling can 
be obtained in integrated circuits by resistors, capacitors or transistors.  Equation (2.9) 
shows the scaling in terms of voltage, but it can also be current or charge. A simple resistive 
voltage divider which realizes equation (2.9) for N = 3 is shown in Figure 2.8 [11]. 
The 3-bit binary digital input is first converted to a 1 of 8 code by the 3-to-8 decoder. 
The voltage reference Vref is divided by seven equal-valued resistors to provide eight output 
voltage levels to the output through the eight switches. The eight bitsfrom the output of the 
3-to-8 decoder determine which switch is on and turn the rest of the  switches off. The 
switch which is "on" connects the appropriate voltage from the voltage divider string to the 
output. 
An alternative to resistive scaling is to use capacitive scaling.  Capacitive scaling 
utilizes electrical charge as an intermediate scaling parameter. Figure 2.9 shows the basic 
idea of the capacitive or charge scaling method [12]. 
The operation of the circuit can be explained as follows. The clock phases P1 and P2 
are non-overlapping clock phases.  When clock phase P1 is high, all capacitors are 
discharged since both terminals of all capacitors are connected to ground. When clock 17 
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Figure 2.8.  A 3-bit voltage scaling resistor string D/A converter. 
phase P2 becomes high, the bottom plates of capacitors C1, C2 and C3 is either connected 
to V ref or ground depending on the value of the input digital word. If the corresponding 
digital bit is high, the capacitor is connected to V ref, otherwise, it is connected to ground. 
Since the total charge at the top plate of all the capacitors has to be conserved during clock 
phase P2, using charge conservation law for the top plates of these capacitors, the voltage 
v0 by the end of the clock phase P2 is found to be 
3 
void = X di - 21  Vf,  (2.12) 
i =1 
which is exactly the same as (2.9) with N = 3. 18 
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Figure 2.9.  A 3-bit charge scaling capacitor array D/A converter. 
Another scaling method utilizes high quality current sources/mirrors and current 
copiers readily available through the advanced CMOS technology. The intermediate 
scaling parameter in this case is current. Each of these current sources can be designed to 
conduct a small current (a few ilAs) and occupies very small chip area. Figure 2.10 shows 
a 3-bit D/A converter using MOS current sources  [13]. The reference voltage is first 
converted to a reference current through a resistor R. Three weighted current sources are 
then generated from the reference current through the appropriately ratioed transistors M0 
M3. The outputs of the current sources are controlled by the 3-bit digital input, which 
determines wether the corresponding current goes through the resistor R1 to VDD or directly 
goes to VDD. The output voltage vout, which is the voltage drop across the resistor Ri, is the 
same as that given by (2.9). 
The above three circuits illustrated the basic topologies in integrated circuits for D/A 
conversion. Numerous techniques have been developed using the above scaling principles 
or a combination of them for digital-to-analog conversion [11]. R-2R resistor networks are 
also commonly used for D/A conversion [11], they use resistors rather than current sources 
for current scaling. The maximum achievable conversion resolution from these converters 
is limited by device matching accuracies. Device mismatches correspond directly to the 19 
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Figure 2.10.	  A 3-bit current scaling D/A converter using MOS current 
sources. 
nonlinearity of the D/A conversion, which introduces nonlinearity distortion into the 
signal. 
14  Nyquist-Rate D/A Converters 
If the sampling frequency f5 in Figure 2.5 is the same as or slightly higher than  the 
Nyquist rate of the digital input signal, or in other words, the bandwidth of the digital input 
signal is the same as or slightly less than fs,12, the digital-to-analog conversion system 
shown in Figure 2.5 is called a Nyquist-rate D/A converter. 
The advantage of the Nyquist D/A conversion system is that the conversion rate can 
go nearly as high as the theoretical limit stated in the Nyquist theorem. 
The disadvantages are twofold. Firstly, the conversion accuracy of Nyquist-rate data 
converters depends fundamentally on component matching accuracy, since the scaling is 
obtained by scaling voltage, current or charge directly through physical components. 
Device matching accuracies in integrated circuits depend completely on the processing 20 
technology. In a double-poly MOS technology, the best matching among the available 
components, namely, MOS transistors, capacitors and resistors, is between two identical 
capacitors, because matching between two transistors or two resistors depends both on the 
physical geometry and the doping profile while matching between two capacitors depends 
only on the geometry. With careful layout design, such identical capacitors can achieve 
matching accuracy of about 0.1% [14]. For the circuit shown in Figure 2.9, assuming an 
ideal case where all capacitors can achieve 0.1% matching, the matching accuracy gives to 
about 11 bit conversion accuracy [15]. Thus, the conversion accuracy of the Nyquist rate 
data converters is pretty much limited to under 12 bits if neither laser trimming nor a self-
calibration process is used. 
Secondly, the complexity of the analog smoothing filter in Figure 2.5 depends on the 
stop-band attenuation, pass-band flatness and especially,  the transition-bandwidth 
requirements of the filter. The closer the Nyquist rate of the input signal is to the sampling 
frequency, the smaller is the available transition band for the smoothing filter. The analog 
smoothing filter in Nyquist-rate D/A converters is often very complex for this reason. 
These disadvantages or limitations can be overcome by using oversampling D/A 
converters, which are discussed in the next chapter. 21 
3. OVERSAMPLING DIGITAL-TO-ANALOG CONVERSION 
As discussed in the previous chapter, the two major disadvantages of the Nyquist rate 
data converter are: 1) the complexity of the smoothing filter and 2) the dependence of the 
conversion accuracy on the device matching accuracy. The complexity of the smoothing 
filter can be greatly relaxed if the Nyquist rate of the signal is much smaller than the 
sampling frequency fs, which allows the transition band of the filter to be much wider. By 
using a much higher sampling frequency than that required by the Nyquist rate, noise-
shaping techniques can be employed to reduce the bit resolution of the internal D/A 
conversion to a very low amount, often just 1 bit [1]. The resulting D/A conversion systems 
are called oversampling D/A converters. The terms  Sigma-Delta or Delta-Sigma data 
converters are also commonly used for oversampling data converters for historical reasons 
[1]. 
Oversampling D/A converters differ from Nyquist-rate D/A converters in that their 
internal D/A conversion is operated at much higher clock rate than the Nyquist rate of the 
input digital signal. Figure 3.1 shows a functional block diagram of an oversampling D/A 
converter utilizing a 1-bit internal D/A converter. 
The N-bit input digital signal x1 has a clock frequency of fn, which is assumed to be 
the same as or slightly above the Nyquist rate of the signal. The digital interpolation filter 
increases the sampling frequency from fn to fs= OSR*L. OSR is the oversampling ratio. The 
number of bits at the output of the digital interpolation filter is assumed to be N bits aswell. 
It may be different from N bits depending on the topology of the interpolation filter. 
The digital noise-shaper, operated at the oversampling frequency fs, shortens  the 
number of bits from N bits at the input of the noise-shaper to one bit at its output. The digital 
quantization noise from this process is shaped by the noise-shaper so that most of its energy 
is at high frequencies, outside the signal frequency band and thus can be  subsequently 
removed by the following analog lowpass filter. 
The 1-bit D/A converter converts the 1-bit digital signal from the output of the noise-
shaper to an analog signal with perfect linearity. It is the use of the 1-bit D/A converter that 22 
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Figure 3.1.  Functional block diagram of an oversampling D/A converter. 
eliminates the dependence of the conversion accuracy on the device matching accuracy. 
This will be further discussed in this chapter. 
The subsequent analog lowpass filter removes the high-frequency quantization noise 
in the 1-bit data stream from the output of the 1-bit D/A converter. The final analog output 
signal y is then an accurate representation of the input digital signal x1. 
In this chapter, each functional block shown in Figure 3.1 will be discussed in detail. 
J.  Interpolation 
The first block in Figure 3.1 is the digital interpolation filter. As was mentioned 
earlier, its function is to increase the clock rate of the input digital signal by a factor of OSR. 
OSR usually ranges from tens to hundreds, depending on the requirement of the application. 
We will see in this chapter that the conversion accuracy of oversampling data converters is 
a direct function of the oversampling ratio used and it is meaningless to specify conversion 
accuracy without stating the oversampling ratio. The choice of the oversampling ratio 
affects the design of the whole system. 
The interpolation or up-sampling process is often done in several stages in order to 
reduce the hardware complexity [16]. Each stage increases the sampling rate by a fraction 
of the total needed oversampling ratio. In each stage, the  interpolation process is 23 
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Figure 3.2.	  Interpolation by zero padding with OSR = 4 (a) time-domain 
view (b) frequency domain view. 
conceptually done in two steps. First, the number of the input digital samples is increased 
by the needed up-sampling ratio for that given stage by padding zeros in between the 
original incoming samples. Figure 3.2 illustrates the process of interpolation by a factor of 
4. Figure 3.2(a) shows the two sample sequences before and after zero padding in the time 
domain. Figure 3.2(b) is the corresponding frequency spectra of the two signals. Notice that 24 
in Figure 3.2(b), the x-axis is frequency normalized to the corresponding sampling 
frequency of the signal, where fs = 4fn. 
The padding process may also be done by first-order holding, or some other more 
complicated interpolation algorithms instead of padding zeros [17]. These more 
complicated padding processes can be functionally treated as zero padding followed by 
some lowpass digital filtering, which is to be explained in the following. 
In Figure 3.2(b), the zero-padded digital sequence contains the original signal 
components as well as the images of the original signal at the multiple frequencies of the 
original sampling frequency. The second step in the interpolation process is to remove 
these image components introduced from the zero padding process. This is done by passing 
the zero padded sequence though a digital lowpass filter, which suppresses the unwanted 
images to below the desired level. 
Digital FIR filters are often used for this lowpass filtering since they can be designed 
with linear phase. This filter is usually the most area-consuming block of the entire D/A 
conversion system. To reduce the hardware complexity, many techniques have been 
developed. The principle of these techniques is to design FIR filters with power-of-two 
coefficients so that no digital multipliers are needed [18][19]. In some designs, the taps of 
the FIR filter are restricted to the set { -1, 0, +1) [20]. 
The requirement of the interpolation filter in terms of stop-band attenuation, pass-
band ripple and transition-band width depends on the application as well as the choice of 
the noise-shaping loop and the analog lowpass filter. Generally, the out-of-band frequency 
components from the interpolation filter should be below the level of the noise introduced 
from the noise-shaper so that the former is not the dominant source for introducing out-of-
band noise components for which the analog lowpass filter has to remove. Theobjective is 
to make the analog lowpass filter as simple as possible. 
The interpolation filter may itself use noise-shaping techniques to reduce  the 
wordlength of the signal, thus reducing the hardware complexity [21]. In this case,  the 
signal wordlength at the output of the interpolation filter may be less than that at the input. 25 
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The ideal interpolated signal at the output of the interpolation filter is shown in Figure 
3.3, which corresponds to the signal x2 in Figure 3.1. The frequency image components 
from the zero-padding process are removed by the digital lowpass filer. 
The block diagram of a typical implementation of the digital interpolationfilter using 
a multi-stage up-sampling topology is shown in Figure 3.4. The filter consists of 5 stages 
and implements a 64x interpolation ratio[23]. 
The first stage, a droop correction filter, is included for compensating the amplitude 
droop and the phase deviations due to the subsequent interpolation filtering stages and the 
analog lowpass filter. Following the droop correction filter are three interpolation-by-2 FIR 
filters. The remaining 8x interpolation is done by holding each sample from the output of 
the preceding filter for 8 clock cycles. 26 
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Figure 3.4.  A 5-stage interpolation filter for 64-times oversampling. 
2,2  Noise Shaping 
The interpolated signal x2 in Figure 3.1 then goes through a digital noise-shaper, 
sometimes called noise-shaping loop. The function of the noise-shaper is to reduce the 
wordlength of the incoming signal from N to M bits, where N >> M and M is usually chosen 
to be just one, as shown in Figure 3.1. The wordlength reduction of a digital signal 
corresponds to a digital truncation operation, which is done by an M-bit digital quantizer 
(truncator) in the noise-shaper. 
The difference between the operation of a digital quantizer and the quantization 
process discussed in Chapter 2 is that both input and output in a digital quantizer are digital 
signals while they are analog signals in the quantization process discussed in Chapter 2. In 
the case of the analog quantizer, its input signal amplitude is continuous. If this continuous-
amplitude signal is considered to be a digital signal with infinite number of bits, the 
analysis of the two processes are exactly the same except one involves digital signals and 
the other involves discrete-time analog signals. The amount of noise introduced from the 
truncation operation can be analyzed in a manner similar to the analysis of the quantization 27 
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Figure 3.5.  A first-order noise-shaping loop with a 1-bit quantizer. 
noise given in Chapter 2. The resulting expression for the signal-to-noise ratio from this 
truncation process is the same as the one given by equation (6) in Chapter 2, where N in the 
equation should be replaced by M in the digital truncation case. The term quantization is 
used instead of the term truncation in this thesis for consistency with the  mainstream 
oversampling D/A conversion literature. Likewise, the noise introduced from this 
truncation process is called quantization noise in this thesis. 
The noise shaper is designed in such a way that the quantization noise is shaped in 
frequency and most of its energy falls outside of the signal band, and then be subsequently 
removed by the analog lowpass filter. A system block diagram of a first-order noise shaper, 
used here to illustrate the basic idea of noise shaping, is shown in Figure 3.5  [1]. Every 
functional block in the loop is operated at the oversampling frequency L. The operating 
clocks are omitted in the figure for clarity. The input to the loop, xi(k), is an N-bit signal 
and the output x3(k) is a 1-bit signal. 
The output from the quantizer is a 1-bit signal which is also used as feedback to  the 
input. To maintain loop stability, or in this first-order case, to prevent overloading the 1-bit 
quantizer, the equivalent value of the 1-bit feedback signal needs to be at least as large as 
the maximum amplitude of the input signal [1]. If we use integer numbers to represent the 
value of digital signals, meaning that an N-bit binary digital signal can be represented by 28 
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an integer in {-2N-1, +2N-1- 1}, the characteristics of the 1-bit digital quantizer used in the 
noise shaper is shown in Figure 3.6. The lines in the figure should be discrete since both 
the input and the output are discrete. They are shown as continuous lines when N is large. 
Under the condition ofN being large, the analysis of a digital noise-shaper is very similar 
to the analysis of an analog noise-shaper used in the oversampling A/D converters. [1] 
In Figure 3.6, the equivalent value of the 1-bit quantizer output is chosen to be 
±.2N-1. Such choice directly affects loop stability and loop dynamic range, with regard to 
the input signal range. One may choose it to be differentfrom ±2N-1 depending on the loop 29 
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architecture. Such choices usually involve in a trade-off between loop stability and loop 
dynamic range. Simulations should be used to determine the equivalent value of the 1-bit 
quantizer output so that an optimum balance between loop stability and loop dynamic range 
can be achieved. 
The error introduced by the 1-bit quantizer in Figure 3.5 is 
e1(k) = x3 (k) x2  (k) .	  (3.1) 
Figure 3.6(b) shows the error as a function of the quantizer input signal amplitude. 
The 1-bit output signal from the first-order noise-shaper of Figure 3.5 is given by 
x3 (k) = xi (k 1) + e i(k) el (k 1) .	  (3.2) 
The above equation shows that the output is a summation of the input signal and the 
difference between the current error and the previous error. For low frequency components 
of the error e1(k), the result of the substraction e1(k)  e1(k-1) is very small. For example, 
for the DC component of ei(k), e1(k) - e1(k-1) = 0. Thus, x3(k) accurately represents x1(k) 
at low frequencies. 
A more quantitative analysis can be done by taking the z-transform of the difference 
equation (3.2), without making any assumptions about what the characteristics of the error 
el (k) are. The result is 
X3 (Z) = X1(z)  +El (Z) (1 --Z-1).	  (3.3) 30 
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This equation characterizes the noise-shaping loop shown in Figure 3.5. The term 
first-order comes from the first-order differentiation (1 - 1'1). The differentiation function 
in this example is also often called the noise transfer function since it directly multiplies 
the error. The frequency spectra of the signal x3, which is the  signal x2 after quantization 
and noise shaping, is illustrated in Figure 3.7. 
By using more than one digital integrator in the noise-shaping loop, 2nd or higher 
order noise transfer functions can be obtained, subject only to the loop stability constrains. 
Figure 3.8 shows the magnitude response of the 1st, 2nd and 3rd order noise transfer 
11, where L = 1, 2 and 3 functions. These were obtained by substituting z = ei217fiin 11 -
is the order of the noise transfer function and fs is the oversampling frequency. 
As indicated in the figure, the gain of the noise  transfer function at the low 
frequencies of the signal band is very small. That means that the truncation noise is greatly 
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an Lth-order noise-shaping loop with an M-bit quantizer. 
attenuated by the noise transfer function at low frequencies, especially with high-order 
noise shaping functions. 
In order to quantitatively estimate how much noise power was left in the signal band 
after quantization and noise shaping, some assumptions about the properties of the error 
sequence e1(k) have to be made. A commonly used assumption for estimating the signal-
to-noise ratio purpose is that the error is a white noise evenly distributed in {-A/2, +A/2}, 
where A = 2N for the case shown in Figure 3.6. The mean-squared value of the error is thus 
A2
equal to 12 . Thus the noise power spectral density is 
S eV) = 
A2 
.  (3.4) 
12 
The noise is attenuated by the noise transfer function. The total in-band quantization noise 
power is given by 32 
21,  I j2n
2  IN  fs  A2 E  =  11  e  d(f)  (3.5)
a o 
12 - 1
2 / 
The above equation can be simplified to 
2L  2 
2 (  )  for OSR »1.  (3.6)
a  2L + 1)  (OSR2L +1) 
Assume that the peak amplitude of the input sinusoidal signal to the noise-shaper can 
be as high as 2N-1 or A/2 without causing overloading of the quantizer. The mean squared 
value of this sinusoidal signal is 
2  A2  s  =  (3.7) 
a 
The peak signal-to-quantization noise ratio at the output of the noise-shaper is 
SNR 1 =  10 - log10 ( 2-'5°) ,.--- 12 + 10 (2L + 1)  log10( Tr ) dB, for L < 5.  (3.8) 
Ea 
In the more general case when an M-bit quantizer is used instead of a 1-bit one, the 
noise power will be reduced by 6.02dB for each bit increase in M. Thus, the final expression 
for the signal-to-quantization noise ratio from using an L-th order noise-shaper with an M-
bit digital quantizer can be approximately given by 
SNR m,--- 12 + 10 (2L + 1)  log10( OSR ) + 6.02 (M  1) dB, for L < 5.  (3.9) 
Figure 3.9 shows the peak SNR as a function of the oversampling ratio for various 
noise-shaper using (3.9). The y-axis on the right hand side of the plot is the equivalent 
number of bits calculated using (2.6). 33 
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Figure 3.10.	  Input - output relationship of an ideal and a non-ideal 
1-bit D/A converter. 
aul  Internal D/A Conversion and Analog Lowpass Filtering 
The third block in Figure 3.1 is the 1-bit D/A converter. It serves to convert the 
truncated and noise-shaped 1-bit digital signal x3 into an analog signal. A 1-bit D/A 
converter is not only relatively simple to implement, it also has perfect conversion linearity 
independent of the device matching accuracy. 
In the input  output relationship plot of the 1-bit D/A converter, shown in Figure 
3.10, there are only two points relating the output to the input. In the figure, the two points 
on which the solid line was drawn correspond to an ideal 1-bit D/A converter. The two 
points on which the dash line was drawn correspond to a realistic 1-bit D/A converter with 
circuit non-idealities, or device mismatches. The curves show that the errors in the non-
ideal D/A converter represent only gain and offset error. These errors are linear errors and 
do not introduce distortion. Mathematically speaking, two points uniquely defines a 
straight line on the input  output plot, no mater where they are. In other words, the gain of 
a 1 -bit DIA converter is uniquely defined and is not a function of the input signal. Thus, 
there is no non-linearity distortion introduced by a 1-bit D/A converter. This unique 
property makes the oversampling D/A as well as A/D converters using 1-bit internal D/A 
converter able to achieve very high conversion accuracy using inaccurate components. 34 
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Figure 3.11.  Output signal spectrum from the analog lowpass filter. 
The output analog signal from the 1-bit D/A converter is a sampled-and-held signal 
with amplitudes of ±V ref. The spectrum of this signal is very similar to that of the digital 
signal x3 shown in Figure 3.8, except that there is a small high frequency attenuation due 
to the holding operation, as discussed in Chapter 2. 
The output from the 1-bit D/A converter goes into an analog lowpass filter which 
removes the high-frequency components introduced by the noise shaper. An ideal spectrum 
of the final analog output signal Y2 is illustrated in Figure 3.11. 
The oversampling D/A conversion method discussed above overcomes the two major 
difficulties in Nyquist-rate data converters, namely, the device matching requirement and 
the analog lowpass filter complexity. The technique enables us to use very simple, low bit 
resolution D/A converters to achieve high accuracy D/A conversion. In the case when 1-bit 
D/A converters are used, the digital-to-analog conversion can in principle be perfectly 
linear. The trade-off here is to use high speed, low accuracy components to obtain low 
frequency, high accuracy D/A conversion, a trade-off that is favored by modem 
semiconductor processing technology. 35 
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Figure 3.12.  A second-order noise-shaping loop with a 1-bit quantizer. 
4 Noise-Shaping Topologies 
3.4.1  Basic Noise-Shaping Structures 
In section 3.2, a first-order noise-shaping loop was described which uses the sigma-
delta noise shaping topology commonly used in oversampling A/D converters.  By 
introducing a second integrator (accumulator) into the loop, a second-order noise-shaping 
loop is realized. It is shown in Figure 3.12 [1]. The z-transform of the output from this 
noise-shaper is 
- 1 1
X3 (z)  X1(z)  z  +E1 (z)  (1 -z-1)z.  (3.10) 
The second-order noise shaping on the error is apparent. 
The error feedback structure [1], shown in Figure 3.13, is generally considered to be 
unsuitable for high-precision oversampling A/D converters since any error introduced by 
non-idealities of the analog circuitry implementing the subtracter function and the loop 
filter H(z) in the feedback path directly goes to the output. This error usually becomes the 
dominant noise source if this structure is used in an oversampling A/D converter [1]. 36 
Figure 3.13.  An error feedback noise-shaping loop with a 1-bit quantizer. 
However, in the case of oversampling D/A converters, the circuit implementing the 
subtracter and the loop filter H(z) in the feedback path is a digital circuit. If no overflow 
occurs, the operation is perfect and no errors are introduced in these blocks. This makes the 
error feedback structure well-suited for use in implementing digital noise-shaping loops. It 
often leads to a more efficient circuit implementation than the sigma-delta noise-shaping 
structures shown in Figures 3.5 and 3.12 [1]. In addition, the error feedback structure is 
easier to design since the choice of the noise transfer function does not affect the signal 
transfer function. The signal transfer function is 1 and is not affected by the loop filter H(z). 
The noise transfer function of the error feedback noise-shaping structure shown in Figure 
3.13 is given by 
HN(z) = 1 H(z).  (3.11) 
By appropriate choice of the loop filter H, any noise transfer function can be obtained using 
the error feedback structure without affecting the signal. 
A second-order noise-shaper using the error feedback topology is shown in Figure 
3.14 [27]. If the limiter function is ignored, the z-transform of the output from this noise-
shaper is exactly the same as that given by equation (3.11), except that the signal is not 
delayed. The limiter, with its input  output relationship shown in Figure 3.15, is used here 
to prevent data overflow. 37 
Figure 3.14.	  A second-order error feedback noise-shaper 
with a 1-bit quantizer. 
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Figure 3.15.	  Input - output relationship of a digital amplitude limiter. 
It is also possible to use a combination of the above two noise-shaping topologies to 
construct noise-shaping loops. Figure 3.16 shows a second-order noise-shaper using this 
topology [1]. The outer feedback path uses a regular sigma-delta structure. The inner 
feedback path uses error feedback structure. If the limiter function is disabled, the z-
transform of the output from this noise-shaping loop is again the same as that given by 
equation (3.11) except that there are two delays associated with the signal. 38 
Unlike the analog noise-shaping loops used in oversampling A/D converters, where 
circuit non-ideality effects have a clear impact on the advantages and disadvantages of the 
noise-shaper topologies, there are no critical performance advantage and disadvantage of 
one digital noise-shaper topology over another. However, the cost of the hardware 
implementation may vary greatly. The loop operation is fully described by the difference 
equation relating the output to the input and the error. If two's-complement notation is 
used, the data overflow of the intermediate operations inside the loop does not effect the 
end result either, provided that the number of bits of the end result is within the designed 
bit resolution [6]. Thus, the most important objective in choosing digital noise-shaper 
topologies for a given noise-transfer function is efficient circuit implementation. For this 
reason, the noise-shaper structures discussed from now on in this thesis will be error 
feedback structures due to its simplicity both analytically and in circuit implementation. 
3.4.2  High-Order Noise-Shaping Structures 
Figure 3.9 shows that as the order of noise-shaping function increases, the SNR 
increases very rapidly. One may want to use high-order noise-shaping structures to obtain 
higher SNR or to reduce the oversampling ratio needed. Higher-order noise-shaping 
functions also helps to reduce the harmful in-band tones which are more serious in digital 
noise-shaping structures than in analog noise-shaping structures due to the fact that all 
signals in a digital noise-shaper are rational multiples of the quantized output. 
However, a noise-shaping loop with a 1-bit quantizer is not stable for the order of 
noise shaping higher than two [26]. One solution to the stability problem of high-order 
noise-shaping loops is to cascade several first or second-order loops each with its own 
quantizer. This structure is often called cascade or MASH structure. The outputs from each 
quantizer are then combined in the digital domain and produce a multi-bit data stream. A 
multi-bit D/A converter is then needed for the internal D/A conversion. Figure 3.17 shows 
a two-stage cascade third-order noise-shaping system [4]. The first stage is a first-order 
loop and the second stage is a second-order loop. The z-transform of the output from this 
cascade noise-shaping system is 1 
39 
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Figure 3.16.	  A second-order noise-shaping loop incorporating both 
TA and error feedback topologies. 
X3 (z) = X1(z)  Z2 E2 (Z) (1  Z-1  .  (3.12) 
The quantization error introduced in the first stage is cancelled. There is a third-order noise 
shaping of the quantization error introduced in the second stage. 
The most serious drawback of this configuration is that it requires a multi-bit internal 
D/A converter. A multi-bit D/A converter does not have the unique property that a 1-bit 
D/A converter has, namely, perfect linearity. Since the multi-bit D/A converter is directly 
in the signal path in the cascade or MASH noise-shaping structures, any nonlinearity error 
from the multi-bit D/A converter directly distorts the signal and shows up at the output of 
the oversampling D/A conversion system. The linearity of the multi-bit D/A converter has 
to be the same or better than the overall required conversion linearity. This results in very 
tight device matching requirement on the multi-bit D/A converter. 
If one chooses to use a multi-bit internal D/A converter in an oversampling D/A 
conversion system, it is more advantageous to use a corresponding multi-bit quantizer in a 
single-stage noise-shaping architecture. This will be discussed in the next section. 
To avoid using a multi-bit internal D/A converter, two 1-bit D/A converters can be 
used for each stage in a two stage cascade noise-shaping configuration.  The signals from 
the two stages can then be combined in the analog domain. The mismatches between the 
two 1-bit D/A converters correspond to some leakage of the uncancelled quantization error 40 
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Figure 3.17.	  A 2-stage cascade (MASH) third-order noise-shaping system from 
reference [4]. 
from the first noise-shaping stage. No distortion is introduced in the internal D/A 
conversion process. Figure 3.18 shows a two stage cascade fourth-order noise-shaping 
system using this topology [33]. Notice that both output signals from the noise shaper have 
3 levels instead of 2 levels or 1 bit. Thus, two 3-level D/A converters are needed following 
the two digital outputs. Well designed and implemented 3-level D/A converters can achieve 
high linearity. Compared to a 1-bit D/A converter, it has one more output level and hence 
one more level of quantization can be used in the noise-shaping loops which helps to reduce 
the quantization noise and increase the noise-shaping loop dynamic range [28]. 
Stability of the cascade high-order noise-shaping configuration can be enhanced by /
introducing finite poles into the noise transfer function of a single-stage high-order noise-
shaping architecture. The poles reduce the high-frequency gain and thus stabilize the loop 
[29] [31]. Using this topology, very high-order noise-shaping loops can be designed using 41 
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Figure 3.18.	  A 2-stage cascade (MASH) third-order noise-shaping system 
from reference [33]. 
a single 1-bit quantizer in a single noise-shaping loop. As high as 5-th order noise-shaping 
loops have been designed and used for commercial products [32]. However, due to the 
introduction of the finite poles in the noise-transfer function, the performance of these high-
order noise-shaping structures can no longer be predicted using equation (3.9). It is usually 
much worse than that given by equation (3.9) or Figure 3.9. However, by using complex 
zeros (zeros not at DC), these high-order noise-shaping loops can still provide much more 
noise attenuation in low frequencies compared to a stable second-order noise-shaping loop. 
Either the error feedback structures or the interpolative noise-shaping structures 
commonly used in high-order oversampling A/D converters [34][35] can be used to 
implement these high-order digital noise-shaping loops. Figure 3.19 shows a fifth order 
noise-shaper using interpolative structure [5]. In this implementation, hardware can be 
saved if each coefficient is rounded to be the sum of a few power-of-two terms. No digital 
multipliers will then be needed. 42 
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Figure 3.19.  An interpolative 5-th order noise-shaping loop from reference [5]. 
Using complex zeros may not be a desirable choice in audio applications where low 
frequency tones are very harmful. The complex zeros suppress the upper frequency band 
quantization noise within the audio frequency band at the expense of increasing the 
quantization noise at low frequencies. The theoretical in-band signal-to-noise ratio is 
increased when complex zeros are used. However, in order for the low frequency tones not 
to be audible, the integrated noise floor has to be much lower than that from the systems 
using all zeros at DC. The noise-shaping loops with complex zeros also require more 
complicated circuitry in implementation. Thus, using real zeros may be a better choice than 
using complex zeros in applications where low frequency tones are important [271 
An important disadvantage of using high-order noise-shaping loops is that it makes 
the subsequent analog lowpass filtering more complex. high-order noise-shaping loops 
have steeper transition from low-frequency suppression to high frequency passband than 
lower order noise-shaping loops. In order to suppress the high-frequency quantization noise 
to an acceptable level, the order of the analog lowpass filter has to be accordingly higher, 43 
increasing the complexity of the analog lowpass filter. In reference [5], a complex seventh 
order analog lowpass filter was used to suppress the high frequency quantization noise 
introduced from a fifth order noise-shaping loop. Thus, using lower order noise-shaping 
loops will result in requiring simpler analog lowpass filters, which is an important 
advantage of using lower order noise-shaping loops. 
3.4.3  Noise-Shaping Loops Using Multi-Bit Quantizers 
An alternative to using a 1-bit quantizer in a noise-shaping loop is to use a multi-bit 
quantizer. This will require a multi-bit D/A converter for the internal D/A conversion. Any 
added bits in the internal D/A conversion increase the conversion resolution of the overall 
DAC system by the same number of bits, as indicated in (3.9). 
In addition to the benefits of the increased SNR from the added bits, high-order noise-
shaping loops using multi-bit quantizers are much easier to stabilize than those using 
single-bit quantizers discussed previously. It has been shown [30] that an L-th order single 
stage noise-shaping loop with a noise transfer function 
HN (z) =  (1 -z-7  .  (3.13) 
is stable if the input signal amplitude is less than the maximum quantizer output and the 
number of bits of the quantizer, M, satisfies 
M L  1  .  (3.14) 
The derivation was carried out in the case of oversampling A/D converters. However, the 
result is also applicable for the oversampling D/A converters. In addition, since there is no 
need for using poles to stabilize the loop, the noise attenuation in low frequencies from 
these high-order multi-bit noise-shaping loops is much higher than those using poles to 
stabilize the loop, discussed in the previous section. The performance of these converters 
can be predicted using equation (3.9). 
The increased number of bits in the noise-shaping loop help to further randomize the 
quantization noise, or decorrelate the quantization error from the input signal. This helps to 
reduce the harmful idling tones significantly when a multi-bit quantizer is used. 44 
Although there are many advantages of using multi-bit quantization in a noise-
shaping loop, the key disadvantage of using multi-bit noise-shaping loops is that they 
require multi-bit D/A converters with very high linearity. The linearity of the multi-bit D/ 
A converter has to be the same or better than that of the overall D/A conversion system. For 
example, a 16-bit oversampling D/A converter using a 3-bit quantizer in its noise-shaping 
loop requires a 3-bit D/A converter with better than 16-bit linearity. Such high linearity is 
very difficult to achieve without some novel circuit techniques and added circuit 
complexity. An efficient way to overcome this difficulty is to use the dual-quantization 
technique, which will be discussed in detail in chapter 5. 
The architectures for implementing single-bit digital noise-shaping loops discussed 
in the previous two sections are equally applicable to the multi-bit digital noise-shaping 
loop implementations. 45 
4. STATE-OF-THE-ART OVERSAMPLING D/A CONVERTERS  
4. d  Introduction 
In  reference  [36],  an  integrated  digital-to-analog  converter was described 
incorporating oversampling and noise-shaping. That was one of the earliest publications on 
oversampling D/A converters. Twenty years have passed. Oversampling D/A converters 
have evolved to become the dominant technology for low-frequency high-precision data 
conversion applications. Much important progress in analysis, design and implementation 
of oversampling D/A converters is the direct result of the tremendous research effort in the 
field of oversampling A/D converters. For example, the topologies of analog noise-shaping 
loops can be directly transformed for use in oversampling digital noise-shaping loops. 
Quantization noise analysis and stability problems in high-order noise-shaping loops are 
essentially the same in both oversampling A/D and D/A converters. The topologies for the 
digital decimation filters in oversampling A/D converters can be applied to the digital 
interpolation filters in oversampling D/A converters. 
However, there are many challenges which are unique to oversampling D/A 
converters. Chief among them is the need for an analog lowpass filter which removes the 
quantization noise. Since the he analog lowpass filter is directly in the signal path, any noise 
or error introduced in this section goes directly to the output and degrades the converter 
performance. The achievable accuracy and noise level of an analog filter integrated with 
large scale digital circuitry in a digital process pose major performance limitations on 
oversampling D/A converters. The issues of easing the implementation difficulties and 
simplifying the complexity of the analog lowpass filters are among the most important 
research topics in oversampling D/A converters. This is reflected in the published papers 
discussed in this chapter. 
Conventional oversampling data converters (A/D and D/A) use 1-bit internal D/A 
conversion. The output from a 1-bit analog or digital noise-shaping loop is a binary signal 
which contains large amount of out-of-band quantization noise. It is relatively easy to 
remove this noise in oversampling A/D converters since the binary signal is processed by 46 
a digital filter. In oversampling D/A converters, on the other hand, the binary signal from 
the 1-bit D/A converter goes into an analog filter. While this makes the internal D/A 
converter very simple and the D/A conversion is theoretically perfectly linear, the design 
and implementation of low-noise, low-distortion analog lowpass filter becomes very 
difficult. Nevertheless, many oversampling D/A converters have been successfully built 
using a 1-bit noise-shaping topology. 
If the analog filter is a continuous-time filter, the whole waveform of the 1-bit data 
stream, including the transitions from one level to another, is important to the overall 
conversion accuracy. The system performance is very sensitive to clock jitter since noise 
introduced by clock jitter is directly proportional to the full-scale voltage swing of the 1-bit 
data stream, which is often much larger than the full-scale peak-to-peak signal amplitude. 
To reduce the sensitivity of the system performance to clock jitter, the analog filter 
often consists of two stages. The first stage is a sampled-data system, operated at the same 
clock rate as the noise-shaping loop. Switched-capacitor filters are usually used as first 
stage filters. Most out-of-band noise will be filtered out by the switched-capacitor filter. 
The continuous-time filter simply functions as a smoothing filter. Since the switched-
capacitor filter operates at the oversampling rate and the output from the filter contains very 
little noise, the sample-to-sample voltage swing at the output of the switched-capacitor 
filter is small. This greatly reduces the sensitivity of system performance to clock jitter. 
However, the large amount of noise contained in the 1-bit data stream, which has to 
be removed by the switched-capacitor filter, makes the filter complex. In addition, the large 
sample-to-sample voltage swing in the 1-bit data stream requires long settling time in order 
to reduce the effects of the nonlinear settling behavior of the opamps used in the switched-
capacitor filters. This results in a reduced achievable operation frequency of the overall 
system, limiting the achievable oversampling ratio for a given conversion rate or the 
achievable conversion rate for a given oversampling ratio. 
An additional drawback of using a 1-bit noise-shaping structure is that the large 
amount of high-frequency noise reduces the available voltage swing for the signals from a 
given voltage reference used for the 1-bit D/A converter. Furthermore, any noise in the 47 
voltage reference intermodulates with the high-level noise and generates intermodulation 
products which fall back into the signal band. 
One way to ease the above problems is to use a multi-bit internal D/A conversion 
scheme. As discussed in the previous section, the multi-bit scheme has many advantages in 
terms of digital noise-shaping loop design. It also makes the design of the analog lowpass 
filter much easier due to the fact that the signal at the multi-bit D/A converter output has a 
much lower sample-to-sample voltage swing and the high frequency noise that needs to be 
removed is much reduced compared to the 1-bit internal D/A conversion scheme. 
Depending on how the noise-shaping topology is chosen, the multi-bit scheme may also 
have less sensitivity to the noise on the voltage reference used for the D/A converter. 
The challenge of using multi-bit internal D/A conversion scheme is that the D/A 
converter has to have at least the same linearity as required in the overall D/A conversion 
system. This requirement makes it seem like the initial advantage for using oversampling 
D/A converters, namely, that no accurate components are required, is lost. However, by 
some system or circuit techniques, low-bit resolution but high-conversion-linearity multi-
bit D/A converters can be implemented in integrated forms using digital processes without 
requiring accurate components. 
In general, oversampling D/A converter architectures can be divided into two classes. 
One class of the converters uses 1-bit internal D/A conversion and the other uses multi-bit 
internal D/A conversion. In this chapter, some of the most recently reported oversampling 
D/A converters will be discussed and their advantages and disadvantages analyzed. All of 
the reported oversampling D/A converters discussed in this chapter are for digital audio 
applications, where the signal bandwidth is in the range of 10-22kHz and a 16 bit 
conversion accuracy is normally required. 48 
Oversampling D/A Converters Using 1-Bit Internal D/A 
Conversion 
The most commonly used architecture for oversampling D/A converters uses 1-bit 
internal D/A conversion. One of the first high-resolution oversampling D/A converter for 
high performance digital audio applications was reported in 1987 by P. J. A. Naus et al. 
from Phillips [27]. The converter uses a second-order noise-shaping loop with a 256x 
oversampling ratio to achieve an overall performance of 94dB dynamic range. The basic 
system architecture is shown in Figure 4.1, along with the circuit for the 1-bit internal D/A 
conversion and the off-chip first-stage lowpass filtering. 
The 1-bit D/A converter is implemented using charge scaling. When clock phase 4101 
is high, capacitor C1 is discharged and the capacitor C2 is charged to Vref. When clock 
phase 02 goes to high, depending on whether the 1-bit input data is high or low, either 
capacitor C1 or capacitor C2 is connected to the opamp's virtual ground, providing either a 
positive charge or a negative charge into the virtual ground, each corresponding to one the 
two output levels of the 1-bit D/A converter. The output of the 1-bit D/A converter is 
smoothed by an off-chip third-order continuous-time RC filter. 
The advantage of this system is that both the noise-shaping loop and the analog 
lowpass filter are very simple. 
The major disadvantage of the system is the use of an off-chip analog lowpass filter 
which requires 3 discrete opamps and many other large-valued discrete capacitors and 
resistors. In addition, the system is very sensitive to clock jitter due to the direct use of a 
continuous-time filter following the 1-bit D/A converter. The signal purity at the opamp 
output shown in Figure 4.1 depends critically on the exact time of the instance when charge 
in the capacitors C1 or C2 is dumped into the opamp virtual ground. Any jitter in the clocks 
controlling this timing introduces noise directly proportional to the full scale 1-bit DAC 
output levels. This can easily be the dominant noise source at the system output. 49 
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Figure 4.1.  A 16-bit oversampling D/A converter reported in reference [28] 
(a) system block diagram (b) 1-bit DAC and the first stage 
lowpass filtering. 
Other potentially dominant noise sources include the opamp settling behavior, the 
capacitors C1 and C2 mismatch in conjunction with finite opamp gain, KT/C noise, clock 
feed-through noise and opamp noise. These noise sources were discussed inreference [27]. 50 
In order to achieve higher than 90 dB signal-to-noise ratio, a relatively high 
oversampling ratio of 256 was chosen since only a second-order noise-shaping loop was 
used. High oversampling ratios also helps to reduce the noise contributions from the above 
mentioned noise sources. For a given conversion rate and processing technology, a high 
oversampling ratio can result in significant increase in hardware or power consumption of 
the digital circuitry implementing the interpolation filter and the noise-shaping loop. It not 
only means that more interpolation stages are needed to increase the sampling rate to the 
desired frequency, the overall operation frequency has to be increased. This is an important 
disadvantage in this system or any other oversampling data converter with a high 
oversampling ratio. This can be overcome by using higher order and/or multi-bit noise-
shaping loops. 
An oversampling D/A converter using a third order noise-shaping loop was reported 
in 1991 by B. M. J. Kup et al., also from Phillips [37]. The single-loop third-order noise-
shaping loop has two poles in the noise transfer function to maintain the loop stability and 
three zeros in DC to suppress the low frequency quantization noise. The system achieves 
108dB dynamic range with a oversampling ratio of 192. 
The internal D/A conversion and the first stage lowpass filtering is basically the same 
as Naus' system discussed above. The circuit was changed to fully differential with ±5V 
power supply. Part of the reason for the achieved high dynamic range was due to the use of 
the 10V supply. This alone should increase the dynamic range by more than 6dB. The 
differential structure also increases the dynamic range by another 3dB. It suffers from the 
same disadvantages as discussed above. 
To avoid the sensitivity of system performance to clock jitter, a switched-capacitor 
filter can be used for first stage filtering. After most of the high frequency noise is removed, 
the output signal from the switched-capacitor filter should have very small sample-to-
sample voltage swing due to the use of oversampling clock rate for the switched-capacitor 
filter. The clock jitter thus corresponds to much smaller noise power. 
In reference [5], a fifth-order noise-shaping loop was used to  achieve 18 bit 
conversion accuracy with 64x oversampling ratio. The analog lowpass filter consists of a 
fourth-order switched-capacitor filter, a sampled-data to continuous-time buffer, which has 51 
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Figure 4.2.  System block diagram of an 18-bit oversampling D/A converter 
reported in reference [5]. 
one pole, and a second-order continuous-time filter. The system block diagram of the  18-
bit D/A convertor is shown in Figure 4.2. 
The advantages of this system include the use of a relatively low oversampling ratio 
of 64, a high level of integration resulting in a minimum of off-chip components and a low 
sensitivity to clock jitter due to the use of a switched-capacitor filter as a first stage filter. 
The disadvantage is its complexity. Both in the noise-shaping loop and the analog 
lowpass filter are quite complex. 
An important block used in this system is the sampled-data to continuous-time buffer, 
or a deglitcher. The buffer circuit is shown in Figure 4.3. The charge transfer from capacitor 
C1 to capacitor C2 is not accomplished by the opamp but by simply connecting the two 
capacitors in parallel. The settling at the opamp output corresponds to the charge 
transferring rate from capacitor C1 to C2, which is determined by the on-resistance of the 
switches and the capacitances of C1 and C2. The signal-dependent charge feedthrough can 52 
02 
Figure 4.3.  A sampled-data-to-continuous-time buffer used in reference [5]. 
be greatly reduced by turning the switch S2 or 53 off first and the switch SI or S4 off later 
in clock phase 1 or 2, respectively. 
The deglitching buffer may not necessarily be a separate block as in this 
implementation. But it illustrates an important point that care must be taken when changing 
signal from a sampled-data signal to a continuous-time signal. In switched-capacitor 
circuits, the signal linearity depends only on the final charge stored in a capacitor at the end 
of each clock phase. How the charge gets there or the transition from one clock phase to 
another is not important. For continuous-time signals, however, this transition is part of the 
signal content and has to be accurate. The transition process is often signal dependent, and 
can introduce significant distortion. 
To reduce the analog lowpass filter complexity, one may use an analog FIR filter as 
a first-stage lowpass filter following the 1-bit D/A converter [38] [39]. The basic idea of this 
topology is shown in Figure 4.4, which uses a switched-capacitor circuit to implement a 4-
tap analog FIR filter. 
The 1-bit data stream from the digital noise-shaping loop first goes into a serial shift 
register, which implements a digital delay line. The parallel-load register controls the 
following four 1-bit D/A converters. When clock phase (1)1  is high, capacitor Cf is 
discharged. Switches Sa, Sb, Sc and 5d are either connected to V ref or ground, depending on 53 
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Figure 4.4.	  A 4-tap analog FIR filter used as first stage lowpass filter 
in an oversampling D/A converter. 
the control bit in the corresponding parallel-load register. This precharges capacitors Co 
C3. When clock phase cb2 goes to high, switches Sa, Sb, Sc and Sd are all connected to 
ground, discharging the prestored charge from capacitors Co, C1, C2 and C3 to the capacitor 
Cf. If the circuit nonidealities are neglected, the voltage at the opamp output at the end of 
the clock phase cD2 is 
3  C 
(4.1) Vout =  Lr di  "c")  //ref, 
i = 0  f 
where the di are the corresponding bits in the shift register. Equation (4.1) corresponds to 
Ci 
an analog FIR filter where the filter coefficients are given by  Notice that the 
capacitance mismatches among the Ci's (and any mismatches among the different signal 54 
paths) do not contribute nonlinear distortion. They simply degrade the frequency response 
of the filter, mainly in the stop band, by a small amount. The finite opamp DC gain 
corresponds to a gain error, which is not critical and can be compensated effectively using 
correlated double sampling technique [10]. The opamp offset is also compensated by the 
chosen circuit topology. 
The signal-dependent portion of the clock feedthrough charges, which contribute to 
nonlinear distortion, can be greatly reduced by adding one switch in between the top plate 
of the capacitors Co, C1, C2 and C3 and the opamp's negative input. The switch is turned 
on in both clock phases ctoi and 4:1)2 and turned off slightly before switches Sa, Sb, ; and Sd 
turn off in clock phase (1)1. 
It is easy to add a pole to the filter's transfer function to further increase the stop-band 
attenuation and to reduce the opamp output's sample-to-sample voltage swing. This can 
easily be done by adding a switched capacitor branch in parallel with the capacitor Cf. The 
circuit can also be made fully differential to improve the common-mode noise rejection and 
to increase the signal dynamic range. 
The main disadvantage of this system is that for reasonable passband flatness and 
stop-band attenuation, a large number of taps, and thus capacitors, are needed. These 
capacitors also have large ratios and occupy a large die area. 
A potentially good application of this technique is to use it as an analog FIR 
decimation filter [40]. The achievable operation speed of an oversampling D/A converter 
using a switched-capacitor filter as a first stage lowpass filtering normally depends on the 
settling requirements of the opamps. Since the FIR filtering function is completed before 
the charge is processed by the opamp, one can reduce the sampling rate, or in other word, 
use a lower rate clock for the switched-capacitor filter section than the oversampling clock 
rate used for the noise-shaping loop. This can either increase the conversion rate or the 
oversampling ratio for a given processing technology. But capacitor mismatches become 
very important in this case. It affects the attenuation at the various stop band of the 
decimation filter, which determines how much noise falls back into the baseband after 
decimation. 55 
A very similar implementation of the technique using current sources instead of 
switched-capacitor circuit was reported in reference [39]. In that implementation, weighted 
current sources are used as the taps of the FIR filter. A continuous-time filter follows the 
summation of the weighted current sources. The main advantage of this circuit is that for a 
given number of filter taps it consumes much less die area than using capacitors. It also has 
potential to be used for high-frequency applications since the opamps are only used in the 
continuous-time filters. But the system is again very sensitive to clock jitter and opamp 
slew rate. This may limit the upper achievable operational clock rate. There may also be 
significant noise from the current sources and switches. The large power consumption is 
another important disadvantage. 
Oversampling D/A Converters Using Multi- : it Internal D/A 
Conversion 
The commonly used 1-bit internal D/A conversion technique for oversampling D/A 
converters has the advantage that their conversion linearity is not limited by the device 
matching accuracy. However, they encounter many implementation difficulties as 
discussed in the previous section. To overcome some of these disadvantages, multi-bit 
internal D/A converters can be used in an oversampling D/A converter. The added bits in 
the internal D/A conversion will reduce both in-band and out-of-band quantization noise 
by approximately 6dB for every bit added. But a multi-bit D/A converter cannot be made 
perfectly linear. The linearity requirement on the multi-bit D/A converter has to meet the 
overall linearity requirement of the whole DAC system. Many circuit and system 
techniques have been developed to cope with this difficulty in order to take advantage of 
multi-bit noise-shaping schemes. 
One of the earliest high-performance oversampling D/A converters using multi-bit 
internal D/A conversion was reported in 1989 by Y. Matsuya et al., from  NTT [4]. The 
system uses a two-stage cascade noise-shaping architecture to obtain third-order noise 
shaping. The output from the noise-shaping loop is a 3-bit data stream. The system 56 
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Figure 4.5.	  System block diagram of a 16-bit oversampling D/A converter 
reported in reference [4]. 
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Figure 4.6.  A high linearity multi-bit DAC using pulse-width modulation [4]. 
achieved 96dB peak signal-to-noise ratio with an oversampling ratio of 64. The functional 
system block diagram of the NTT system is shown in Figure 4.5. 
To achieve high linearity for the multi-bit D/A converter in a digital CMOS 
technology, the multi-bit D/A converter was implemented using a differential pulse-width-
modulation technique. The multi-bit D/A converter along with the lowpass filtering circuit 
is shown in Figure 4.6. 
In this circuit, the multi-bit digital word is converted to a 2-level pulse signal using a 
1-bit D/A converter which is implemented by the inverters. The width or the time duration 
of the pulses corresponds to the code of the input digital signal. The advantage of this multi-57 
bit conversion scheme is that the system performance is much less sensitive to clock jitter 
than those using 1-bit noise-shaper with a 1-bit D/A converter followed directly by a 
continuous-time filter. 
The disadvantage of using pulse width modulation as multi-bit D/A converter comes 
from the fact that the transformation from the amplitude of a signal uniformly sampled in 
time to the width of a pulse with given amplitude cannot be described by a linear transfer 
function and is inherently nonlinear [41]. The use of fully differential structure suppresses 
the even harmonics. Nevertheless, the odd harmonics from this modulation process can still 
easily be the dominant source of errors in an oversampling D/A conversion system [41]. 
Besides, the linearity of the multi-bit D/A converter using pulse-width modulation is very 
sensitive to the pulse rise and fall transitions. 
The sensitivity to the pulse rise and fall transitions can be overcome by using return-
to-zero coding scheme [42]. In the return-to-zero coding scheme, the digital word is 
converted to a number of the pulses. If the rise and fall transitions of the pulses have the 
same characteristics from pulse to pulse, they will not introduce distortion. However, this 
scheme is sensitive to clock jitter due to the increased number of transitions within each 
sample. The sensitivity to clock jitter becomes comparable to those using 1-bit noise-shaper 
with a 1-bit D/A converter followed directly by a continuous-time filter. 
An additional disadvantage of using any pulse modulation scheme for a multi-bit D/ 
A converter is the clock frequency used in the multi-bit D/A converter section has to be at 
least 2M times of the clock frequency used in the noise-shaping loop, where M is the 
number of bits of the multi-bit D/A converter. This can be the major limitation in high-
speed applications or in cases when high oversampling ratios are needed. 
A circuit technique employing dynamic current copiers to achieve high-linearity 
multi-bit D/A conversion was reported in [43]. An oversampling D/A converter 
implemented using this technique was reported in reference [44]. The system achieved a 
115dB dynamic range and a 90dB signal-to-noise ratio using an oversampling ratio of 128. 
A third-order 5-bit noise shaping loop was used. The functional system block diagram is 
shown in Figure 4.7. 58 
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Figure 4.7.	  System block diagram of a 20-bit oversampling D/A converter 
reported in reference [44]. 
To achieve high linearity D/A conversion using unit current sources, the matching 
accuracy of the current sources have to be at least as accurate as the desired conversion 
accuracy. The current mismatch from a static current mirror in an untrimmed digital CMOS 
process is typically around 0.1% to 1%, depending on the device  size and the bias 
conditions [15]. This falls far behind the required accuracy for higher than 16 bit 
conversion resolution. To improve the matching of the current sources, the current sources 
can be calibrated using a master current source. 
Figure 4.8 shows a 2-bit current source D/A converter using dynamic current copier. 
The calibration operation can be explained using the calibration of the first current source 
in Figure 4.8 as an example. The current source 1 1 is designed to conduct about 90% of the 
current Iref. During calibration, switch S21 is connected to the reference current output. This 
forces the transistor M1 to conduct a current /m 1, which combined with /1 is equal to /re. 
When switch S21 is switched to the output, switch Su is turned off simultaneously. The 
total current from the combination of 4,1 and /1 after the switch S11 turns off is still 'ref, if 
the charge feedthrough from switch S11 is neglected. Since all current sources are calibrated 
using the same master current, their matching is significantly improved. The  charge 
feedthrough is to a first order approximation cancelled since all current sources have 
approximately the same charge feedthrough during their calibration processes. 59 
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it current sources shown in Figure 4.8. The maximum number 
of the current sources needed for a 2-bit D/A conversion is 4. That means there is at least 
one current source that is not being used during the active period of data conversion. This 
current source can then be calibrated in that period. By rotating the use of the current 
sources, all current sources can be calibrated within 5 clock cycles in this 2-bit D/A 
converter. 
A 5-bit D/A converter using 32 unit current sources was used in reference [44]. Half 
of the 32 current sources comes from PMOS cascode current sources, half of them comes 
from NMOS cascode current sources. The use of symmetrical push and pull current sources 
for generating corresponding digital code reduces the standing current required to generate 
the analog output DC level. This substantially reduces the noise from the current sources 
when the signal levels are low, resulting in a much larger dynamic range than the 
achievable peak signal-to-noise ratio. 
An alternative to the direct implementation of a linear multi-bit D/A converter is to 
use system techniques to reduce the effects from the multi-bit D/A converter nonlinearity. 
One approach uses digital correction scheme [45]. The basic idea is that if the multi-bit D/ 60 
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Figure 4.9.	  Digitally corrected multi-bit oversampling D/A converter 
from reference [37]. 
A converter nonlinearity is known, this nonlinearity can be incorporated into the noise-
shaping loop to cancel its effect at the output of the multi-bit D/A converter. A block 
diagram of an implementation of the idea is shown in Figure 4.9 [45]. 
In Figure 4.9, the actual analog output levels from the 4-bit D/A converter are stored 
in the EPROM during a calibration phase. 16-bit digital words are used to represent each 
analog output level of the 4-bit DAC in the EPROM, corresponds to the required 16-bit 
conversion accuracy. The loop filter H(z) was designed to have high gain in the low 
frequencies to suppress the quantization error generated by the 4-bit quantizer. The high 
gain combined with the negative feedback forces the output from the EPROM to be equal 
to the digital input to the noise-shaper in the low frequency band.  If the transfer 
characteristics of the EPROM are the same as the 4-bit D/A converter, then, as shown in 
the figure, the analog output from the 4-bit D/A converter represents correctly the digital 
input to the noise-shaping loop, the two nonlinearity errors having cancelled at the output 
of the 4-bit D/A converter. The major disadvantage of this technique is that it requires a 
calibration process and some added circuitry. 
Another system technique to reduce the effect caused by the multi-bit D/A converter 
nonlinearity errors is to use dynamic element matching or element-swapping techniques 61 
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[46][47][481. The basic approach is to use randomization, which converts the errors caused 
by the D/A converter nonlinearity into a random or pseudo-random noise [46]. 
To illustrate the randomization approach [46], Figure 4.10 shows a 3-bit D/A 
converter implemented using eight equal-valued unit capacitors employing this technique. 
Notice that this circuit is essentially the same as the circuit shown in Figure 4.4, except the 
values of capacitors are chosen differently and the control of the switches are different. In 
clock phase (1:01, the switches Sa to Sh are either connected to 17,.ef or to ground individually, 
depending on the digital input data from the randomizer. In clock phase et, they are all 
connected to ground. 
For each digital input code n, there are correspondingly n unit capacitors to be 
charged to the reference voltage and then discharged into the capacitor Cf. These n unit 
capacitors can be chosen from any of the eight unit capacitors. If each digital code has a 62 
fixed or time-invariant combination of the capacitors, the capacitor mismatches in the eight 
capacitors correspond to a D/A converter nonlinearity error, which generates harmonic 
distortions. If the capacitors are randomly chosen for each input digital code, the effect of 
the mismatches of the capacitors is to generate a random noise at the D/A converter output, 
not harmonic distortion. 
Other element swapping approaches such as the barrel-shifting [47] or individual-
level-averaging [48] techniques achieve a reduction of in-band noise by modulating the 
nonlinearity-caused noise to higher out-of-band frequencies. 63 
5. DUAL-QUANTIZATION OVERSAMPLING D/A CONVERTER  
5.1  Introduction 
An oversampling D/A converter using a single-bit internal D/A converter can achieve 
high linearity without requiring excessive device matching accuracy, as discussed earlier. 
However, the output signal waveform from a single-bit D/A converter is a square wave 
with a large amplitude as well as steep slopes, and hence contains considerable noise power 
outside the signal band. This power has to be removed by the analog reconstruction filter. 
Since any analog circuitry has some nonlinearity and the effects of the nonlinearity are 
dependent on the signal fed into the filter, the fast clewing large swing input signal from 
the single-bit D/A converter to the analog filter makes the design of the reconstruction filter 
with the required linearity difficult and complicated. The overall conversion accuracy of an 
oversampling D/A converter is usually limited by the distortion caused by the nonlinear 
effects and various noise sources in the analog circuitry, not by the noise-shaped 
quantization error introduced in the preceding noise-shaper. 
In addition to the above difficulty, to achieve high conversion accuracy, a large 
oversampling ratio is often needed when a single-bit internal D/A converter is used. This 
is an important limitation for high frequency applications when both high accuracy and 
high speed D/A conversion are required. 
A multi-bit internal D/A converter can be used instead of a single-bit one to reduce 
the oversampling ratio and increase the conversion accuracy. Any added bit in the internal 
D/A conversion not only adds to the conversion resolution and the dynamic range of the 
overall D/A conversion system, but it can also greatly reduce the out-of-band quantization 
noise and ease the design of the analog reconstruction filter. 
Another important advantage of using multi-bit internal D/A conversion is that it 
reduces or even eliminates the stability problem associated with high-order digital noise-
shaping loops since a multi-bit digital quantizer can be used in the noise-shaping loop. 
Combining high-order noise-shaping loops with multi-bit quantization, the multi-bit 64 
scheme can significantly reduce the quantization noise compared to the single-bit scheme, 
resulting in much lower needed oversampling ratio and higher conversion accuracy as 
compared to using a single-bit internal D/A conversion scheme. The harmful limit-cycle 
effects, which generate tones, are also greatly reduced in these high-order multi-bit 
oversampling systems. 
The above discussion is true if the internal multi-bit D/A converter does not introduce 
nonlinearity distortion. Unfortunately, unlike for single-bit D/A converters, the linearity of 
multi-bit D/A converters depends on device matching accuracy. If a multi-bit D/A 
converter is placed directly in the signal path of an oversampling D/A converter, the 
nonlinearity error will directly appear at the system output without any noise-shaping. This 
will introduce harmonic distortion and extra noise in the signal band that greatly degrade 
the system performance. 
As discussed in Chapter 4, two approaches have been used to overcome this 
difficulty. One approach uses circuit techniques to implement high-linearity low-resolution 
D/A converters directly. One of the circuit techniques used in this approach implements the 
internal multi-bit D/A converter by converting the digital input into a width-modulated 
pulse train to achieve the required high linearity [4]. This technique requires a very fast 
clock' signal with the associated fast circuitry. In addition, the signal transformation from 
amp tude to pulse width is itself inherently nonlinear [41]. The conversion linearity is also 
sen tive to the rise and fall transients of the pulses. Another circuit technique for 
implementing high linearity D/A converter uses dynamic current copiers [44]. While the 
dynamic current calibration process improves the current matching greatly, to achieve 16 
bit linearity is still difficult. 
The other approach for reducing the multi-bit D/A converter nonlinearity error is to 
use system techniques. This approach does not implement a linear multi-bit D/A converter 
directly. Instead, the non-linearity error effects are reduced by digital correction or dynamic 
element matching (element swapping). The digital correction technique stores the actual 
non-ideal output values of the multi-bit D/A converter in a RAM and use the data to 
digitally correct the nonlinearity of the multi-bit D/A converter in the noise-shaping loop 
[45]. This process eases the design difficulties of the multi-bit D/A converter but it requires 65 
an extra calibration time period as well as added hardware for the calibration process. The 
dynamic element matching technique randomizes or modulates the multi-bit D/A converter 
non-linearity error so that it does not generate harmonic distortion or the distortion is 
shifted out of band [46] [47] [48]. The dynamic element matching process is a complex 
process which consumes large die area and power. The advantages and disadvantages of 
these approaches and techniques were discussed in the previous chapter. 
In this research, another technique is proposed for achieving multi-bit internal D/A 
conversion with high accuracy in an oversampling D/A conversion system. The system 
uses two internal D/A converters; one is single-bit and the other is multi-bit. The single-bit 
D/A converter is used in the signal path while the multi-bit D/A converter is used in an 
added path called the correction path. Since the multi-bit D/A converter is not directly 
placed in the signal path, its non-linearity error can be noise-shaped by an analog 
differentiator such that the in-band noise introduced from this error is very small at the 
system output. 
Z  General Architecture 
The proposed structure of the dual-quantization oversampling D/A converter is 
shown in Figure 5.1. The path developing the signal yi is the signal path. It is essentially 
the same as a conventional oversampling D/A converter, where the L-bit D/A converter has 
high linearity but low resolution, usually just 1-bit. The functional block H1 compensates 
for the delays in the correction path. The signal path converts the input digital signal to its 
analog form in a linear manner. 
The path developing the correction signal y2 is the correction path. The correction 
path is used to cancel the large L-bit quantization error generated in the signal path and to 
replace it by the much smaller M1-bit quantization error at the corrected output signal y, 
where Mi>>L. The two D/A converters introduce noise caused by the nonlinearity errors 
dL and dm, which must be suppressed at the output. The scaling blocks k and 1/k used in the 
correction path are for optimizing the signal amplitudes in the correction path. 66 
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Figure 5.1.	  A general structure of the dual-quantization oversampling 
D/A converter, M1 >> L. 
Notice that the number bits of the multi-bit digital quantizer is M1, which is different 
from the number of bits of the M-bit D/A converter since the functional block H2 may 
increase the number of bits entering the M-bit D/A converter. 
The nonlinearity error dL from the L-bit D/A converter can be made negligible if a 1-
bit or a 3-level D/A converter is used [28], resulting in di, = 0 . The in-band noise power 
form the nonlinearity error dM of the M-bit D/A converter is very small at the output y due 
to the use of a high-pass function for the functional analog block H3. The summation of the 
signals yi and Y2 contains the input signal x, the high-pass shaped multi-bit quantization 
error eMl and the high-pass shaped nonlinearity error dM. 
Notice that the proposed system is conceptually similar to the multi-bit L A/D 
converter system proposed by Leslie and Singh that uses the MASH or cascade noise-
shaping topology [49]. However, because the nature of the signals involved is different 
(digital versus analog), the actual implementation turns out to be quite different for the two 
systems with different issues to be addressed. 67 
The correction scheme discussed above is more suitable for oversampling D/A 
converters than for oversampling A/D converters. In oversampling A/D converters, the 
correction is done by using a digital differentiator to correct for an analog integrator. The 
effectiveness of the correction depends on the accuracy of the integrators. In a switched-
capacitor circuit, the integrators are implemented using operational amplifiers. The 
opamp's finite DC gain and the settling accuracy determine the achievable accuracy of a 
switched-capacitor integrator. In the case of oversampling D/A converters, the correction 
is done by using analog differentiator to compensate digital integrators. An analog 
differentiator can be implemented with much higher accuracy than an analog integrator, 
resulting in higher correction effectiveness for oversampling D/A converters than 
oversampling A/D converters. This will be discussed in detail in section 5.3. 
In Figure 5.2, the error feedback noise-shaping architecture is shown here for the two 
noise-shaping loops. A 1-bit digital quantizer and a 1-bit D/A converter are used in the 
signal path.The delay function H1 shown in Figure 5.1 is initially set to be 1. If the scaling 
blocks k and 1/k are chosen such that k =  1/k = 1, the z-transforms of the signals shown in 
Figure 5.2 are related by 
Y 
1 = X +HNBEl  (5.1)  
(5.2)  Y2 = H2H3 (  El + HNCEM1) H3DM 
(5.3)  Y = Y1 + Y2 
where HNB = 1 HB and HNC = 1-11c are the noise transfer functions of the signal 
noise-shaping loop and the correction-path noise-shaping loop, respectively. Thus, the 
corrected output y is 
Y = X +  (HNBH2H3)Ei+ H2H3Hivc,Em1 + H3Dm.  (5.4) 
If the functional blocks I-12 and H3  are designed such that 
H  H3 = H (5.5)  2  NB,  
then the output y is given by 
Y = X + H H E  (5.6) NC mi +  3DM' 
Thus, the much smaller multi-bit quantization error emi replaced the 1-bit quantization x 
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Figure 5.2.	  The dual-quantization noise-shaping system using error-
feedback noise-shaping loops. 
error el in the corrected output y. The nonlinearity error dM is filtered by H3, which can be 
designed to have high-pass noise-shaping characteristics. 
51 A 3rd-Order Implementation 
To obtain a third-order noise-shaping characteristics for the system shown in Figure 
5.2, we can either place all the noise-shaping characteristics in the basic noise-shaping 69 
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Figure 5.3.	  A 3rd-order implementation of the dual-quantization 
noise-shaping system. 
loop, or we can split it between the basic noise-shaping loop and the correction-path noise-
shaping loop, as long as equation (5.5) is satisfied. 
Various considerations and restrictions, including the digital circuitry complexity, 
analog differentiator complexity and realizability, noise cancellation requirement, device 
matching accuracy requirement, etc., lead to the choice of a second-order signal noise-
shaping loop with a first-order correction-path noise-shaping loop. This 3rd-order dual-
quantization noise-shaping system is shown in Figure 5.3. The noise transfer function of 
the basic noise-shaping loop is 70 
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Figure5.4.	  The maximum amplitude of the 1-bit quantization error as 
a function of the amplitude of a low frequency sine wave input. 
Signal amplitudes are normalized to the 1-bit quantizer output. 
-1)2 
(5.7)  HNB = (1-Z 
The noise transfer function of the correction path noise-shaping loop is 
HNC =	  .  (5.8) NC 
From equation (5.6), assuming that the scalars k and 1/k are equal to 1, the corrected output 
signal y is given by 
- y
Y = X+ (1z 
1 
Emi +H3Dm.	  (5.9) 
The system realizes the third-order noise-shaping characteristics on the multi-bit 
quantization error eMl at the corrected output y. 
Figure 5.4 shows the maximum amplitude of the error signal, el, which is the input 
to the correction path noise-shaping loop, as a function of the input sinusoidal signal 
amplitude. The solid line corresponds to the basic second-order shaping loop shown in 
Figure 5.3. The broken line corresponds to a second-order noise-shaping loop with a pole 
0 71 
at z = 0.5, which will be discussed later in this section. The amplitudes of the error signals 
are normalized to the output level of the 1-bit quantizer, so is the 0 dB input signal 
amplitude. The frequency of the test sinusoidal signal was very low compared to the overall 
D/A conversion bandwidth. 
Figure 5.4 was obtained with 10,000 data points and low-frequency sine-wave inputs. 
Various input conditions, including DC inputs simulated with large number of data, show 
similar maximum error signal amplitudes to the one shown in Figure 5.4. 
The figure shows that the error signal amplitude is consistently larger than 1.5 times 
the quantizer output levels in the case of HNB =  (1- z1)1. If this signal is directly used 
as the input to the first-order correction-path noise-shaping loop and if the two quantizers 
in the system have the same maximum output levels, the quantizer in the correction path 
noise-shaping loop will be overloaded and produce large quantization errors. The 1/k pre-
scalar is thus needed to reduce the amplitude of the input signal to the correction path. 
An alternative way to reduce the internal signal amplitude in the basic noise-shaping 
loop is to include a pole (or several poles) in the noise transfer function. This pole will help 
to reduce the noise gain at high frequencies at the cost of some increased low frequency 
noise gain. The maximum amplitude of the error signal, when a pole at z = 0.5 is included 
in the noise-transfer function of the basic noise-shaping loop, is also shown in Figure 5.4 
for comparison. It is much smaller than the one without the pole. It will be shown later in 
this chapter that this pole is required anyway in the passive second-order analog 
differentiator in order to  satisfy equation  (5.5).  It also leads to simpler circuit 
implementation of the cascade second-order analog differentiator. 
The key subsystem in this dual-quantization D/A conversion system is the analog 
differentiator. The effectiveness of the correction depends on the accuracy of the 
differentiator. In the next two sections, the issues concerning the design and the 
implementations of differentiator using switched-capacitor circuits in conjunction with the 
third-order implementation shown in Figure 5.3, which does not include a pole in the basic 
noise-shaping loop, will be addressed. The discussions can be applied with some minor 
modifications to the cases when a pole or poles are included in the noise-shapers. 72 
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5,1  A 3rd-Order System Using A First-Order Analog Differentiator 
The choice of the functional blocks H2 and H3 in Figure 5.3 for a fixed H2H3 = HNB 
involves a trade-off of the analog circuit design difficulties for the circuit realizing 113 and 
for the circuit realizing the M-bit D/A converter, where H3 is either a first-order or a 
second-order differentiator for the third-order implementation shown in Figure 5.3. The 
optimum combination depends on the context of the application. To make the analog 
differentiator H3 easily implemented, let H2 and H3 be 
H2 =  1  z  1) and H3  = (1 z').  (5.10) 
The z-transform of the output signal y is then given by 
- Y = X+ 1 - z  EAll 4-(1-z1)Dm	  (5.11) 
Figure 5.5 shows a switched-capacitor implementation of the first-order analog 
differentiator H3 = (1 z ), along with the 1-bit D/A converter in the signal path and 
the first-stage analog lowpass filter. The signals shown in the figure correspond to the 73 
signals shown in Figure 5.3. Signals y1 and y2 are represented by the charges q1 and q2 
entering the virtual ground of the opamp A1 in each clock period. In this circuit, the first-
order differentiation is realized by the single non-reset capacitor C2. The charge q2 is given 
by 
q2 =  C2(1 z-1) Vi .  (5.12) 
The transmission zero at z =1 is exactly realized. 
The finite opamp DC gain does not pose a problem here since it does not affect the 
error cancellation but merely introduces a common gain error for both the signal path and 
the correction path. The signal-dependent clock feedthrough can be minimized by turning 
the switch S4 off before turning other switches off in clock phase c1:02. The performance can 
be further improved by using a fully differential structure. 
The dominant error source affecting the cancellation of the error el comes from the 
mismatch of the capacitors implementing the 1-bit D/A converter and the capacitor C2 
realizing H3. The gain mismatch of the two D/A converters is also very important. Both of 
these errors can be modeled as an equivalent gain error a for the differentiator, which gives 
a modified transfer function for the differentiator 
H3 = ( 1 + 8)  (1  z1) .  (5.13) 
)2
From equation (5.4), with HNB = (1-Z1  HNC = 1-Z 
1  and H2 = 1- Z1 
the uncancelled term in the output y which results from this gain error is 
r _  i 
.5  ( 1  z 
1)  'Dm +(1z 
1)(El) +(1z  )
z  Emj  (5.14) 
The effective cancellation of the 1-bit quantization noise requires that the in-band 
noise power from the above uncancelled terms be smaller than the in-band quantization 
noise power from the ideal noise cancellation case where the noise term is given by 
(1  z1 )3 EM1  z1)130m  (5.15) 
Assume first that the multi-bit D/A converter nonlinearity error DM is negligible, 
which will be discussed following this discussion. The dominant noise from the 74 
uncancelled terms in (5.15) is the noise from the uncancelled error el since the uncancelled 
error emi is third-order noise shaped while the uncancelled error el is only second-order 
noise shaped. From the discussions in Chapter 3, the in-band noise power from the 
uncancelled error el can be estimated as 
c2  7t4  1 2  
5  elrms  ° 5 OSR 
where OSR is the oversampling ratio and e2irms is the mean square value of the 1-bit 
quantization error. The quantization noise from the ideal cancellation case is the third-order 
noise shaped error eMl, the in-band power of this noise is 
n_6 (  1  
em2 irms  7  OSR7) 
If we model both errors as white noise with errors evenly distributed, 
, 2
2 a 
e , rms  12 
where A is the level spacing of the corresponding quantizers, then, as long as 
fix( 
1 
(5.16) 
181<  2m1-i OSR' 
the noise contribution due to the gain mismatch of the signal path and the correction path 
will not be dominant. In (5.16), M1 is the number of bits of the multi-bit digital quantizer 
used in the correction path, which is  1-bit less than M since the function block 
H2 = 1 z 
1  increases the number of bits entering the M-bit D/A converter by 1. 
Assume that the two quantizers have the same maximum and minimum output values 
and the voltage references for the two corresponding D/A converters are the same. Using a 
3-bit digital quantizer with an oversampling ratio of 64, (5.16) gives that 181 <0.6%, which 
is close to the practically obtainable matching accuracy of the capacitors using identical 
unit capacitors. 75 
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Figure 5.6.	  Tolerance of the gain matching error of the two paths as a 
function of the OSR using a first-order analog differentiator. 
The above gain matching requirement shows how effective the correction scheme 
works as compared to an ideal noise cancellation case from the third-order dual-
quantization noise-shaping system shown in Figure 5.3. 
It is apparent that the correction scheme becomes more effective for cases where low 
oversampling ratios are used, which is the case for high frequency applications. Figure 5.6 
shows the gain matching error a as a function of the multi-bit quantizer bits M1 and the 
oversampling ratio OSR. The figure corresponds to equation (5.16). 
Next, the effects of the M-bit D/A converter nonlinearity error dM can be analyzed. 
Optimum design requires that the noise power in the signal band contributed by the error 
dM be equal to or less than that contributed by the error emi with ideal error correction. 
Since the error dM is only first-order noise shaped in this circuit, the noise power in the 
signal band contributed by dM is 76 
In order for the M-bit D/A converter nonlinearity not to be a dominant noise source 
compared to the noise contribution from the error eMl 
2 6
IL ( 1 ) 2  it 1  2  (5.17)
3  MrMS  ^7  7) e m irms 3  0 SR )  I  0 SR 
The multi-bit D/A converter nonlinearity generates harmonics of the input signal, and these 
harmonics can be the dominant noise power at the output of the D/A converter. The exact 
amount of noise power from these harmonics depend on individual converters. However, 
for estimation purpose, assume that the linearity of the M-bit D/A converter can be 
expressed in terms of equivalent bits as U. Further assume that the noise for this U-bit 
nonlinearity error is a white noise with uniform amplitude distribution. This assumption is 
validated to some degrees since the input to the M-bit D/A converter is the combination of 
the two quantization errors, not the signal. Then, (5.17) leads to the condition 
OSR2 (2mi  1)). U> log  3  (5.18) q
ic2 
Using a 3-bit digital quantizer in the correction path with an oversampling ratio of 64, 
the above condition gives the linearity requirement on the M-bit D/A converter to be about 
12 bits. 
When the above condition is not met, the in-band noise power contributed by the 
nonlinearity error of the M-bit D/A converter will become dominant at the system output. 
Figure 5.7 shows the M-bit D/A converter linearity requirement U as a function of the 
multi-bit digital quantizer bits M1 and the oversampling ratio OSR. The figure corresponds 
to (5.18). 
The completed block diagram of this system using a first-order analog differentiator 
is shown in Figure 5.8. The scalar 1/2 used before the input to the correction path noise-
shaping loop is for scaling the input such that the 3-bit digital quantizer used in the 
correction path noise-shaper does not get overloaded, as discussed previously in connection 
with Figure 5.4. The first-order digital differentiator following the correction path noise-
shaping loop increases the number of bits from 3 to 4; consequently, a 4-bit D/A converter 
instead of a 3-bit one is needed. 77 
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Figure 5.7.	  Linearity requirement of the M-bit D/A converter expressed 
in bits when a first-order analog differentiator is used. 
In addition, the amplitude of the digital signal entering the 4-bit D/A converter is 
increased by a factor of two in the worst case due to this digital differentiator. If the two 
D/A converters have the same reference voltages and the two quantizers have the same 
maximum output levels, the 4-bit D/A converter has an effective gain of 0.5 as compared 
to the 1-bit D/A converter. This factor of two has to be compensated in the analog 
differentiator. This can be done simply by increasing the capacitance value of the capacitor 
C2 by a factor of 2 in Figure 5.5. However, this scaling increases the nonlinearity error 
introduced in the 4-bit D/A converter and other noise contributions from the correction path 
by about 6 dB at the system output. 
The simulated results of this system are shown in Figure 5.9 with a sinusoidal input 
signal. An oversampling ratio of 32 was used. A low oversampling ratio was used here 
since we intend to use the DAC for high speed D/A conversion applications. The following 
errors from the analog circuit non-idealities were included in the simulation for the non-
ideal case: 78 
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Figure 5.8.	  The completed block diagram of the 3rd-order noise-shaping 
system using a first-order analog differentiator. 
1.	  The 4-bit D/A converter had 10-bit linearity. This linearity is incorporated in the 
simulation by randomly distributed the error dm within ±1.5% of the level 
spacing of the 4-bit D/A converter. 
2.	  The gain mismatch assumed between the signal path and the correction path 
was 1%. This is to accommodate the mismatches of the capacitors in the 1-bit 
D/A converter and the one realizing the rust-order differentiator, and also the 
gain errors of the 1-bit D/A converter and the 4-bit D/A converter. 
Figure 5.9(a) indicates that a peak signal-to-noise ratio of 87 dB and dynamic range 
of 95 dB can be achieved with an oversampling ratio of only 32, corresponding to 16 bit 79 
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Figure 5.9.  Simulated results for the system shown in Figure 5.8 
(a) signal-to-noise ratio with oversampling ratio = 32 
(b) baseband spectrum. 
performance. Figure 5.9(b) shows the baseband output signal spectrum from the noise-
shaper. 80 
Using a state-of-the-art sub-micron CMOS process, a switched-capacitor circuit can 
be operated with a clock frequency as high as 50 MHz [50]. With this clock rate, the 
conversion rate can go as high as 1.5 mega-samples/second for this dual-quantization 
noise-shaping D/A converter. 
5,1  Third-Order Systems Using Second-Order Analog Differentiator 
The above 3rd-order noise-shaping system which use a first-order analog 
differentiator is very simple in terms of the circuit implementation of the differentiator. As 
there is no opamp needed in the correction path, higher speed of operation is possible with 
a switched-capacitor implementation. This occurs because the sample-to-sample voltage 
swing, which is the amount of the voltage swing the first opamp has to drive, is very small 
in the signal path after the error correction. The analog signal processing in the correction 
path is carried out by passive components and switches. 
However, there are two major disadvantages using the system that uses a first-order 
analog differentiator. 
1.	  The linearity requirement of the M-bit D/A converter is relatively hard. The 
non-linearity error of the M-bit D/A converter can easily be the most dominant 
noise source in a practical implementation. The M-bit D/A converter processes 
the 1-bit quantization error and the 3rd-order noise-shaped Ml -bit quantization 
error, both of which have large high-frequency components around fj2. The 
nonlinearity error of the M-bit D/A converter modulates these high-frequency 
components, which then fall back into the signal band, adding large amounts of 
in-band noise. Even with the ideal estimation given in the previous section, 
better than 11.2 bit equivalent linearity is needed when the oversampling ratio 
is 32 and a 4-bit digital quantizer is used in the correction path, if this noise is 
not to become dominant. 
2.	  The digital first-order differentiation preceding the M-bit D/A converter not 
only results in a 6 dB signal-to-noise ratio penalty, it increases the complexity 81 
of the M-bit D/A converter by requiring it to have one more bit resolution than 
the multi-bit digital quantizer used in the correction-path noise-shaping loop. 
These disadvantages can be overcome if a second-order analog differentiator is used, 
that is, if H2 and H3 are chosen as 
H2 = 1 and H3 H = 1z-1 )2  (5.19) =  NB 
in Figure 5.3. The z-transform of the output signal y is then given by 
Y = X +(1- E mi +(1 z1 )2  Dm .  (5.20) 
The linearity of the M-bit D/A converter can now be very low since the D/A converter's 
non-linearity error is second-order noise shaped as indicated in equation (5.20). The noise 
contribution from this nonlinearity error is greatly reduced due to the second-order 
attenuation of this noise instead of a first-order attenuation as in the previous case. The 
resulting block diagram of this implementation is shown in Figure 5.10. 
In this case, the digital quantizer in the correction path noise-shaping loop has the 
same number of bits as the M-bit D/A converter, which is chosen as 4 in Figure 5.10. The 
second disadvantage discussed above, associated with the system using a first-order analog 
differentiator, is eliminated as well. 
The noise contribution from the non-linearity error of the M-bit D/A converter dm is 
second-order noise shaped. If its in-band noise power is not to become dominant compared 
to the noise contribution from the third-order noise shaped M-bit quantization error em, 
then we need 
7r4  r  (5.21) d2Mrms < 51 (71 ) e2mrms
OSR  OSR 
If the linearity of the M-bit D/A converter is equivalent to U bits, as discussed in the 
previous section, the requirement on the linearity of the D/A converter can be expressed as 
m U> logq- OAR  2 - 1)).  (5.22)
5  71 
For an oversampling ratio of 32 and using a 4-bit digital quantizer, the above 
condition gives U > 7.5 bits. This should be easily achievable, especially since the D/A 82 
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Figure 5.10.	  The completed block diagram of the 3rd-order noise-shaping 
system using a second-order analog differentiator. 
converter resolution is very low. Figure 5.11 shows the M-bit D/A converter linearity 
requirement U in bits as a function of the oversampling ratio and the digital quantizer bits 
such that the in-band noise power contributed from the M-bit D/A converter nonlinearity 
error will not be dominant in the system output. 83 
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Figure 5.11.	  M-bit D/A converter linearity requirement in bits for the 
third-order system using a second-order analog differentiator. 
5.5.1  Differentiator Error Analysis 
The analog circuit implementing the second-order differentiation is more complex 
and the errors associated is likely to be larger than that of the first-order case. In general, a 
non-ideal transfer function of this second-order analog differentiator can be written as 
H3  =  (1+8)0 (1+(3)111 (1+1)z-1).  (5.23) 
The parameters a, 13 and y represent the errors due to the non-ideal effects of the analog 
circuitry. The above equation can be expanded to give 
H3 =  (1+8)(1z-1)2 (1 + 8) ((3 + y) ( 1 -14)z-1 + (1 + 8) 13r2  .  (5.24) 
The error terms in the above transfer function as compared to the ideal 3rd-order 
differentiation are given by 
Hie = 8( 1  2-7  (1 +8) ( (3 + y) (1 -z1 )z1 + (1 + 8) (3yz-2  .  (5.25) 
128 84 
Since 8 << 1, its effect in the second and the third terms of the above equation is small 
and can be neglected. Thus, the gain error 8 has the same effects as that in the case of using 
the first-order analog differentiator. For the following analysis, the error 8 is neglected and 
(5.25) can thus be simplified to 
Hie =  (I3  y) (1  + Oryz2  (5.26) 
The scalars 1/2 and 2 in Figure 5.10 have the same effect on all the signals going 
though the correction path. For noise comparison purpose, these scalars are neglected. 
Then, the signal entering the second-order analog differentiator is 
- e
1  M(1z 
1 )1-dm. 
The second term in the above expression is a first-order noise shaped M-bit quantization 
error. The third term is the nonlinearity error from the M-bit D/A converter. The in-band 
noise contributions from these two terms is much smaller than that of the first term, which 
is the 1-bit digital quantization error without any noise shaping. Thus, the second and the 
third terms in the above expression can be neglected. Then, the in-band noise contribution 
from the first term of (5.26) is 
2 \ 
((3 +T)2  e 
O3 1. SR  Inn s. 
Comparing this noise power with the in-band noise power from an ideal noise 
cancellation case where the noise is dominated by the third-order shaped M-bit quantization 
noise, we arrive at the condition 
1 7
7t
2 
(f34102.(  <It  2 
eMrms  (5.27) lrms 
OSR3)  (0SR7) 
This leads to the condition 
1  (5.28) 
IP +IA <  '; 0S R2 2M 141 x2  1 
For an oversampling ratio of 32 and using a 4-bit digital quantizer, (5.28) gives 
113 + 'yl < 4x10, which is a very demanding requirement. It means that the zero locations 
of the analog differentiator have to be accurately at DC in order to achieve the desired noise 85 
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Figure 5.12.	  Torrance of?, and y as a function of the OSR and the number  
of the multi-bit quantizer bits M using a second-order analog  
differentiator (a) I J3 + yl (b) I fry I.  
cancellation. Figure 5.12(a) shows the tolerance of (3 + yl as a function of the oversampling 
ratio and the number of bits of the M-bit digital quantizer. 86 
Similar conditions exist in oversampling A/D converters using cascade or MASH 
structures, where the pole of an integrator has to be accurately at DC in order to effectively 
cancel the error. Unfortunately, the pole location in an analog integrator directly depends 
on the finite opamp DC gain in a switched-capacitor implementation [10]. Very high 
opamp DC gain and very high settling accuracy are thus required. These conditions result 
in added complexity and much slower operation of a switched-capacitor circuit for a given 
process, making this noise cancellation scheme much better suited for use in oversampling 
D/A converters than for oversampling A/D converters. 
It will be shown in this chapter that finite opamp DC gain does not affect the zero 
location in a second-order analog differentiator, but merely introduces an added pole and 
added gain error. The pole is very close to the origin and has very small effect on the noise 
cancellation. The gain error is also very tolerable as regard to the error cancellation, which 
was discussed in the previous section. 
The second term in (5.26) gives another uncancelled noise component at the system 
output. The in-band noise power from this term is 
2 1  2 
elrms (1316  5SR 
If this term is not to become dominant, 
6 
2  1 e2  It  1 e2  (5.29) lrms  7  7  Mrms OSR  OSR 
This gives, 
1  1  (5.30) Ia'l 
7  OSR3 241 1. 
For an oversampling ratio of 32 and using a 4-bit digital quantizer, (5.30) gives 
1131i < 2.4x10 5. Figure 5.12(b) shows the tolerance of 11371  as a function of the 
oversampling ratio and the number of bits of the M-bit digital quantizer. 
In general, the phase error, or zero location error of the analog differentiator will 
introduce significant noise in the system output while the gain error is relatively not as 87 
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Figure 5.13.  A cascade second-order analog differentiator. 
critical. In the following, some implementations of the second-order analog differentiator 
will be discussed. 
5.5.2  Two-Stage Cascaded Second-Order Differentiator 
The most obvious solution for implementing the second-order analog differentiation 
function  1 - z-1 )2 is to cascade two blocks, each containing an opamp, and each realizing 
a first-order differentiation function l 1- z' ). Figure 5.13 shows a cascade second-order 
differentiator using this topology. The switches S4 and S8 are used to reduce the signal 
dependent charge feedthrough from the switches S2 and S6. This is achieved by switching 
S4 and S8 off before switching S2 and S6 off. 
The transfer function from v1 to v2 in Figure 5.13 is 
1- z 
H1 (z) - (5.31) 
C3  C2 _1 
1 +  1 +? -a r-7-
C3 3 88 
where a = 1 and Al is the opamp DC gain. Thus, the first transmission zero is realized
A 
accurately. The finite opamp DC gain results in a gain error which at low frequencies 
approximately equals to 
1 
. There is an added pole due to the finite opamp DC gain as
1 + A 
1 
well. This pole has very small effect on the noise cancellation at either low or high 
frequencies since it is very close to the origin. For example, at frequencies around Fs/2, the 
gain error is approximately equal to 
C2 
1 + 2 
C-3 
C2 
1 + 2 -c + A 
1 
3 
For a modest opamp DC gain of 60dB and C2 = C3, the gain error is less 0.3%. If the opamp 
settling behavior is close to a first-order system, the finite settling error has the same effect 
as the opamp finite DC gain. 
As described above, the finite opamp DC gain and finite settling accuracy do not 
affect the zero location but introduce gain errors in the first stage differentiation. The non-
idealities of the opamp in the second stage should not affect the differentiation accuracy 
with regard to the error cancellation since the errors affect the signal path as well. 
A disadvantage associated with the circuit shown in Figure 5.13 is that the two 
opamps have to settle in the same clock phase, resulting in much slower settling behavior 
[10]. This disadvantage can be overcome by using some more complex circuits which have 
a holding function in clock phase cbi [10]. An alternative is to introduce a pole into the 
transfer function of the first differentiator. The circuit shown in Figure 5.13 can easily be 
modified to give the circuit shown in Figure 5.14 for that purpose. The change is made by 
replacing the switch Si in Figure 5.13 by a switched capacitor branch which simulates a 
resistor. The transfer function of the first stage in Figure 5.14, from v1 to v2, is then given by 89 
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Figure 5.14.	  The cascade second-order analog differentiator with a 
pole. 
C2	  1  z Hl (z) =	  ,  (5.32)
C5  +C3  C2 C3  C2 C3 
C3 +a
I  C5  a 1+ C5  C-5  .e-5+  C-54. Z75 
where a is again equal to 1 and Al is the opamp DC gain. The finite opamp DC gain and
A 
the nonzero settling accuracy have similar effects on the differentiator's gain and the pole 
location as discussed above. 
The added pole has to be compensated in the signal path in order to satisfy equation 
(5.5). This can be done by adding a pole in the signal path noise transfer function. The 
added pole in the signal path noise transfer function helps to stabilize the signal path noise-
shaping loop and reduces the internal signal amplitude in the noise-shaping loop, as 
discussed in section 5.2. 
The added pole also eliminated the need for resetting the first-stage differentiator 
output to ground in every clock cycle. This may suggest that the opamp should have much 
less sample-to-sample output voltage swing compared to the previous circuit. This would 
in fact be the case if the differentiator would be used in a switched-capacitor filter stage 90 
where the input is the signal plus some noise. However, since the input to the differentiator 
is the 1-bit quantization noise which has large sample-to-sample voltage swing, the opamp 
output was a large sample-to-sample voltage swing. The achievable operation speed of the 
whole analog system will thus be limited by the first-stage differentiator since the following 
stages have small sample-to-sample voltage swings. 
Fortunately, any added noise from this stage due to the nonlinearity settling behavior 
of the opamp will be first-order noise shaped by the following second stage differentiator. 
Even so, this is still a major drawback of the cascade second-order differentiator. To 
overcome this difficulty, second-order differentiator with passive elements may be used. 
These will be discussed in the following sections. 
5.5.3  Passive Second-Order Differentiator 
Second-order differentiation can be obtained by using only switches and capacitors, 
as shown in Figure 5.15. The differentiator consists of switches S1, S2, S4, S6 and capacitors 
C2, C3, C4. Here, Cpl and Cpl denotes the parasitic capacitances associated with the 
corresponding nodes. 
If the parasitic capacitances are neglected, using charge conservation law for the node 
A in Figure 5.15 during clock phase 41:$2, the following expression can be obtained for the 
transfer function from v1 to v2 
C2  1 z
1 
H (z) =  (5.33)
C4  2 2 
1 + c7: +  E;2  Z 
The bottom plate of the capacitor C3 is connected to the opamp's virtual ground 
through switch S6. The charge that goes into the virtual ground node in clock phase b2, 
which  is  to  be combined with the charge from the  1-bit D/A converter,  is 
C3 [V2 (n)  v2 (n 1) ]  .  Thus, the charge from the differentiator is 91 
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Figure 5.15. A passive second-order analog differentiator. 
C2C3  (  )2
Q (z) =  V1(z)  .  (5.34)
C4  3 _1 
2  + Z ++ 
C4  C=4  C4  C.4 
A second-order differentiation is thus obtained. Unfortunately, the effects of the 
parasitic capacitances associated with the switches and the capacitors can greatly degrade 
the differentiator performance. Parasitic capacitances connected to the node A is directly in 
parallel with capacitor C4, which directly affects the differentiator gain. 
The effect of the parasitic capacitance connected to the bottom plate of the capacitor 
C2 can be analyzed as follows. In clock phase 0:131, node A are connected to ground to 
discharge the capacitor C4. This will force voltage vp1 to change, which results in some 
charge transferring from C2 to Cpl, corresponding to an error. Including this parasitic 
capacitance Cpl, the charge from the differentiator is then given by 
C2C3  ( 1  z-1 
Q (z)  =  V1 (z)  ,  (5.35)
C4  2 3  2 _1 
Z I+C4 4  4 4 92 
C 1
where 13 = P------ .  The parasitic capacitance thus directly contributes to the gain error C + C2 
as well as the pole location error in the differentiator. Since the bottom plate capacitance 
can be as high as 20% of the capacitor's capacitance, this effect will results in unacceptable 
error in noise cancellation. 
The effect of the parasitic capacitance Cpl can be greatly reduced by arranging the 
switch 52 to be "on" during both clock phases ctli and ck, and making the M-bit D/A 
converter output changes state only in clock phase 02 instead of in clock phase (Di. The 
resulting expression for the charge entering the opamp is 
C 2C3  0 - z-1 )2 Q (z) =	  V 1(z)  .  (5.36)
C2 + C4  C3  C3  -1 1+	  z
C2 + C4 C2 + C4 
The capacitance Cpl is no longer in the expression. Then, the main error source affecting 
the gain of the passive second-order differentiator comes from the parasitic capacitances 
connected to the node A, which have a large nonlinear component due to the junction 
capacitances from switches Si and S4. 
5.5.4	  Second-Order Differentiator Using Dynamic Element  
Matching  
Another implementation of the second-order analog differentiator uses digital delay 
lines [51]. By performing the summation of delayed analog signals via two sampling 
capacitors, second-order differentiation is obtained. However, the capacitance mismatches 
between the two sampling capacitors directly results in a phase error, or zero location error 
of the differentiator. As discussed earlier, the noise cancellation scheme is very sensitive to 
this error. 
To reduce the effect of the capacitance mismatch error, a dynamic element matching 
technique was used to noise shape this error [51]. Figure 5.16 shows the second-order 93 
differentiator using the dynamic element matching technique, along with a resistor string 
realizing the M-bit D/A converter. 
The output of the resistor string is controlled by two sets of switches, each connected 
to a sampling capacitor C2 or C3. The two sets of switches are controlled by a digital delay 
line with the clock phases shown in the figure. The charge entering the opamp virtual 
ground in each clock period from the two sampling capacitors C2 and C3 is given by 
q (n) = C2(3) [VI (n)  v (n 1)] C3(2) [Vi (n 1) v (n 2)] .  (5.37) 
As indicated in the above equation, capacitors C2 and C3 trade places in alternating clock 
periods. 
Let C2 = Co and C3 = (1+a)Co, where a corresponds to the capacitance mismatch 
error between C2 and C3. Then, equation (5.37) can be rewritten as 
q (n) = Co [v1(n)  2v 1(n 1) + v1 (n 2)] + aCo m (n) .  (5.38) 
where m(n) = me(n) + m 0(n) and 
me(n) = v (n)  v (n 1) ,  n = even.  
m (n) = v1 (n 1) + v (n 2) ,  n = odd.  
The first term in equation (5.38) is the ideal second-order differentiated signal, and the  
second term corresponds to the added noise due to the capacitance mismatch of C2 and C3. 
The z-transforms of the sequences me(n) and mo(n) are 
M (z) = Ev [V(z)] z I Od [I7 (z)]  , and 
M (z) = z1 Ev [IT i(z)] + z 
2  Od [VI (Z)]  , 
where 
00 
Ev [V (z)] =  v 1(2n)  Z-2n , and  
n = 0  94 
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Figure 5.16.  A second-order analog differentiator using dynamic 
element matching. 95 
00 
-1) Od [1 I (z) ] =  v 1(2n 1)  Z-(2n  . 
n = 1 
Adding Me(z) and Mo(z), we get 
M (z) = (1  )Ev [V (z)] zA1  ) 0 d [V (z)] 
Since 
V1 (z) +  (z) 
Ev  (z)] = 
2
V1  
( z) V1( z) (z)
Od[li (z)] 
the z-transform of the sequence m(n) is given by 
1  z-1 )  V  1 2z-2 M(z) 
2  1 
(z)  V1 (z)  (5.39) 
Equation (5.39) shows that the dynamic element matching achieves second-order 
noise shaping in suppressing the low-frequency noise introduced by the capacitance 
mismatch. However, the interchange of the capacitors C2 and C3 in alternating clock 
periods, together with the capacitance mismatch, cause the high-frequency noise around fsl 
2 to fall back into the low frequency band and it is only first-order noise shaped. This is 
indicated in the second term of equation (5.39). 
As was discussed in the previous section, the dominant component of the in-band 
signal power in the signal v1 is the unshaped 1-bit quantization error el. The in-band noise 
introduced from the above capacitance mismatch should not be the dominant source in the 
system output in an optimum design. That requires that the in-band noise power due to this 
capacitance mismatch to be less than the in-band noise power of the 3rd-order noise-shaped 
M-bit quantization error: 
2 6
a2 It 1 2  1 2 
3  1177IS  1  7)  MTMS
OSRI  0 SR 96 
This gives 
j -3- 2  1 
(5.40) 
OSR2 2M  1 
For an oversampling ratio of 32 and using a 4-bit digital quantizer, the above condition 
gives JaI < 4x10. This is a very demanding requirement on the capacitance matching 
accuracy. The achievable capacitance matching for two identical value capacitors in 
today's CMOS double-poly double-metal process is about 0.1% with careful layout 
techniques. Thus, the noise caused by the capacitance mismatch of the two capacitors used 
to implement the second-order analog differentiator can easily be the dominant noise 
source at the system output. 
To overcome this problem, a digital functional block (1 + z-1) can be included in both 
the signal path and the correction path to suppress the high frequency noise around f512 
before it enters the differentiator [51]. When this block is included, the noise caused by the 
capacitance mismatch is second-order noise shaped, greatly reducing the noise contribution 
from the capacitance mismatches. However, this block increases the digital quantization 
noise gain at low frequencies by a factor of two. 
Another solution to the above problem is to use capacitors C2 and C3 differently so 
that they provide a charge sequence q(n) given by 
q (n) = C2  [v1 (n) + vl (n  2)]  C3(2) [1,1 (n  1) + v1 (n  1)]  .  (5.41) 
Analytical analysis shows that the noise modulated into the signal band from the above 
dynamic element matching sequence is now second-order noise shaped. Thus, the lowpass 
term (1+z-1) is no longer needed in the digital noise-shaping system, resulting in a 6 dB 
signal-to-noise ratio increase compared with the other solution. Unfortunately, this 
implementation requires an accurate analog inversion of the signal v1, which is a difficult 
task. 97 
6. AN EXPERIMENTAL IMPLEMENTATION  
The dual-quantization oversampling D/A conversion system discussed in Chapter 5 
was extensively simulated and proved to be an effective technique for high-order multi-bit 
oversampling D/A converters. However, there are many practical issues that can not be 
fully simulated. To further verify the validity of the concept, an experimental 
implementation of the system was designed and fabricated in a 0.8 gm double-poly double-
metal CMOS process. To reduce the noise coupling from the digital circuitry to the analog 
circuitry, the digital noise-shaping loop and the analog circuitry were implemented on two 
separate chips. A block diagram of the implementation is shown in Figure 6.1. 
The input to the digital chip is a 16-bit 32x interpolated signal, which has a clock rate 
of 1.54 MHz. There are two outputs from the digital chip: one is the 1-bit output from the 
basic noise-shaping loop and the other the 4-bit output from the correction-path noise-
shaping loop. The analog chip consists of two D/A converters, the cascode second-order 
switched-capacitor differentiator, a switched-capacitor filter and a discrete-time to 
continuous-time buffer. The logic circuitry for generating the two non-overlapping clock 
phases for controlling the two D/A converters and the switched-capacitor circuitry is 
included in the analog chip as well. 
J.  System Design 
As was mentioned in Chapter 5, including a pole in the transfer function of the 
cascade second-order analog differentiator is a simple way to allow the two opamps in the 
analog differentiator to settle in two different clock phases, which helps to reduce the 
opamp settling time for a given settling accuracy. The same pole, which has to be included 
in the basic noise-shaping loop so that the transfer function for the 1-bit quantization error 
from the signal path is the same as that from the correction path, helps to stabilize the basic 
noise-shaping loop and reduce the signal amplitude in the loop. 98 
Interpolated  
digital input  
_Digital chip  Analog chip  r  Analog 
16  1  1-bit  output 
Digital  DAC  low 
@1.54MHz	  01.54MHz noise-	 Analog 
shaping  signal 
system  processing 
4  4-bit r 
DAC 
01.54MHz 
Oversampling ratio: 32  
Signal bandwidth: 24kHz  
Figure 6.1.	  Block diagram of the dual-quantization D/A converter 
implementation. 
A pole at z = 0.5 was chosen in this implementation. The block diagram of the 
completed third-order noise-shaping system including this pole is shown in Figure 6.2. 
The z transform of the signal yi at the output of the 1-bit DAC shown in Figure 6.2 is 
given by 
(  1  z-1)2
Y1 = X1+  E1.  (6.1)
1
z-1 
2 
Figure 5.4 showed the maximum amplitude of the 1-bit quantization error el as a 
function of the input sinusoidal signal amplitude for a second-order noise-shaping loop, 
with and without the pole. From Figure 5.4, if the input signal amplitude is limited to be 
less than -6 dB of the 1-bit quantizer output level, the error is always equal to or only 
slightly more than the 1-bit quantizer output level. This result was verified using various 
input signals, including the DC input. If the 4-bit quantizer in the correction path noise-
shaping loop has the same maximum and minimum output levels as the 1-bit quantizer used 
in the basic noise-shaping loop, the quantizer in a first-order correction-path noise-shaping 99 
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Figure 6.2.	  The completed block diagram of the implemented 3rd-order 
noise-shaping system using a second-order analog differentiator. 
loop should not be overloaded when the error signal el is directly used as input to the 
correction path. This means that the scalars 1/2 and 2 used in Figure 5.10 can be eliminated. 
The penalty is that the basic noise-shaping loop digital quantization noise gain at low 
frequencies is increased by a factor of two compared to a second-order noise-shaping loop 
without the pole. The pole in the analog differentiator also increases the differentiator gain 
at low frequencies by a factor of two. However, since the scalars 1/2 and 2 used in Figure 
5.10 can be eliminated, the final quantization noise gain at low frequencies is the same for 
both cases. 100 
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Figure 6.3.	  Simulated result of the signal-to-noise ratio of the implemented 
3rd-order noise-shaping system with an oversampling ratio of 32. 
Under ideal conditions, the z-transform of the output y2 from the correction path, 
including the second-order analog differentiator, is given by 
(  1  z-1 2 )  1  z-1 )2 (1 Z a	  E  E  .  (6.2) 2  , 1 1 4  ,  1 1 
z z 
The sum of Y1 and Y2,  which is the input to the following analog lowpass filter, is then 
given by 
(_1  z-1 )3 Y = X +  E	  (6.3) 
1  -1  4 
1 -2 7,  Z 
which has a third-order noise-shaping characteristics on the 4-bit quantization error E4, in 
addition to the input signal X1. The large error El is cancelled out. 
The system shown in Figure 6.2 was simulated extensively. The simulated signal-to-
quantization noise ratio as a function of the input sinusoidal signal amplitude is shown in 101 
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Figure 6.4.	  Simulated baseband spectra for the corrected and uncorrected 
outputs with a sinusoidal input signal (2048 FFT bins). 
Figure 6.3. The oversampling ratio used was 32. The following errors from the analog 
circuit non-idealities were included in the simulation: 
1.	  The 4-bit D/A converter had a modest 8-bit linearity. This nonlinearity was 
incorporated in the simulations by a randomly distributed error d4, within ±-6% 
of the level spacing of the 4-bit D/A converter. 
2.	  The gain mismatch between the signal path and the correction path was 1%. 
This error is to accommodate the mismatches of the capacitors in the 1-bit D/A 
converter and the capacitors realizing the second-order analog differentiator 
and the 4-bit D/A converter gain error. The differentiator was assumed to be 
otherwise ideal, except for the above mentioned gain error. 
Figure 6.3 indicates that a peak signal-to-noise ratio of 91 dB and dynamic range of 
more than 96 dB can be achieved with an oversampling ratio of only 32, corresponding to 
16 bit performance. Figure 6.4 shows the simulated in-band spectrum for the corrected and 
uncorrected outputs. 102 
12  Digital Noise-Shaping Loop Design  
Figure 6.5 shows a circuit implementation of the digital section of the 3rd-order 
noise-shaping loop. The wordlengths of the various adders and shift registers indicated in 
the figure were chosen by simulations with various input conditions. The simulations ran 
for a long time and the maximum signal amplitude at each node was recorded. They were 
then used to determine the needed wordlengths of the adders and the shift-registers. 
If we use integer numbers to represent the digital signals, the maximum signal 
amplitude for the input 16-bit digital signal is ±215. To fully utilize the dynamic range of 
the noise-shaping loop, the 1-bit quantizer output was set to be ±216, which is twice of the 
maximum input signal amplitude. This choice can be explained from Figure 6.3, which 
shows that the peak SNR occurs when the input sinusoidal signal amplitude is about -4 dB 
below the maximum quantizer output level. Under various input conditions, simulations 
indicated that the internal signal amplitude is always less than ±217 at nodes -el and x4 in 
Figure 6.5. The wordlength of the adders and shift registers in the noise-shaping loop is thus 
chosen to be 18 bits. A reset mechanism had to be provided to reset the loop in the event 
when internal signal amplitude becomes larger than ±217. If this happens, the quantizers are 
quickly overloaded and the signal-to-quantization noise ratio greatly degraded. 
The peak signal-to-noise ratio thus occurs when the input signal amplitude is ±215, 
shown in Figure 6.3 as when the input signal amplitude is half (or -6dB) of the 1-bit 
quantizer output level. This peak signal-to-noise ratio is 89 dB. One may argue from Figure 
6.3 that the peak signal-to-noise ratio can be further increased (or the noise-shaping loop 
dynamic range can be further utilized) by setting the maximum input signal amplitude to 
be closer to the 1-bit quantizer output level. However, Figure 6.3 was obtained with a 
sinusoidal input signal, which is a favorable one for the dynamic range of the noise-shaping 
loop. The loop dynamic range is usually less than the one shown in Figure 6.3 for more 
general input signals. 
The most area-consuming blocks in the noise-shaping loops are the adders, since no 
multipliers are needed. Figure 6.5 shows that there are 5 adders in the basic noise-shaping 16 
103 
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Figure 6.5.	  Digital section circuit implementation of the 3rd-order 
noise-shaping system. 
loop and 2 adders in the correction path noise-shaping loop. However, the wordlength of 
the adders associated with the quantizers can be much less than 18 bits or even only be just 
a few logic gates. 
In Figure 6.5, if we consider the adders associated with the quantizers as part of the 
quantizer, the 1-bit quantizer has two outputs. The output x3 is simply the most - significant 104 
x2[19]  x2[18]  x2[17]  -el [18]  -el [17]  Notes 
0  1  1  Impossible2  1. The truth table is obtained from 
0  1  0  0  1 
the equation -e1 = x2 - x3 with 
2's complement notation. 
0  0  1  0  0 
0  0  0  1  1  2. Impossible since x2 is the sum 
of an 18-bit signal and a 16-bit 
1  1  1  0  0  one. Hence, the three MSBs 
1  1  0  1  1  cannot equal to 011 or 100 in 
1  0  1  1  0 
2's complement notation. 
1  0  0  Impossible2 
Table 6.1.  Truth table for the two MSBs of the error signal - el in 
2's complement notation. 
bit (MSB) of the signal x2. The other output, -el, is the difference between the signal x2 and 
the signal x3, where the equivalent value of the signal x3 is either 216 or 216. 
Using two's-complement notation for the error e 1 = x2  x3, the first 16 bits of the 
signal -el is the same as the input signal. The remaining 2 bits of the error -el can be 
determined from the 3 MSBs of the input signal x2. The truth table for the 2 MSBs of the 
error -el is shown in Table 6.1. An implementation of this 1-bit quantizer  in 2's 
complement notation is shown in Figure 6.6. 
The 4-bit quantizer functions both as a digital quantizer and as an amplitude limiter. 
Its maximum (minimum) output value is chosen to be the same as the 1-bit quantizer. The 
circuit implementation is somewhat more complicated than for the 1-bit quantizer since its 
output is not the same as the 4 MSBs of the input due to the limiter function. However, it 
is still very simple and is shown in Figure 6.7. 
For the output -e4, which is an 18 bit signal, the first 13 LSBs are the same as the 13 
LSBs of the input x5. A 5-bit adder, instead of an 18-bit adder, is used to determine the 
remaining 5 MSBs of the error -e4. 105 
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Figure 6.7. Circuit implementation of the 4-bit digital quantizer. I
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Figure 6.8 shows a chip photo of this digital noise-shaping system implemented in a 
0.8um double-poly double-metal CMOS process. The circuit occupies an active die area of 
1.8 mm2. 
Analog Circuit Design 
The basic building blocks of the analog chip shown in Figure 6.1 are the opamps, the 
two D/A converters, the second-order analog differentiator and the discrete-time-to-
continuous-time buffer. All of these blocks are sampled-data systems. The simplified 
schematics of the implemented analog circuitry is shown in Figure 6.9. The die photo of 
the analog chip is shown in Figure 6.10. The active die area of the analog chip is 0.7 mm2. 
To avoid signal aliasing, the clock rate for the analog circuits has to be the same as 
the clock used for the noise-shaping loops, which is 
fs = 243. OSR.  (6.4) 
Here fB is the signal bandwidth so 2fB is the conversion rate of the oversampling D/A 
converter. Clearly, the higher the clock rate, the better performance one can achieve since 
one can increase the conversion accuracy either by increasing the OSR or increasing the 
conversion rate and leave the OSR unchanged. However, there are many factors limiting 
the achievable operational frequency fs. In this implementation, the primary factor limiting 
the operational speed of the system was the achievable opamp bandwidth. Since the opamp 
used in the cascade second-order differentiator has very large sample-to-sample voltage 
swing, the speed of this opamp (opamp A1 shown in Figure 6.9) determines the achievable 
system operational speed. 
6.3.1  Opamps 
The most commonly used opamps for high-speed switched-capacitor circuits are 
single-stage folded-cascode opamps. The advantage of the single-stage opamp topology is 108 
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differential pair. Single-stage opamps have better frequency response than multi-stage 
opamps since there is only one high-impedance node in single-stage opamps whereas there 
are several high-impedance nodes in multi-stage ones. The parasitic capacitances 
associated with these high impedance nodes contribute poles to the opamp's frequency 
response, degrading the amplifier's phase response. Thus, single-stage amplifiers usually 
have higher bandwidths than multi-stage amplifiers, and are more suitable for high-
frequency applications. 
However, there are several drawbacks of using single-stage amplifiers for high-
precision applications. First, since the gain is obtained in a single stage, the output 
impedance is usually very high in single-stage amplifiers, making it more sensitive to noise 
coupling from the supply lines and the substrate. Second, the cascode output stage results 
in a smaller output voltage swing compared to that achievable from a multi-stage amplifier. 
This is particularly important in low-supply-voltage applications. Third, the voltage gain of 
a single-stage amplifier is not as linear as that obtainable from a multi-stage amplifier. This 
disadvantage associated with the single-stage amplifier can be overcome by designing the 
opamp to have very high low-frequency voltage gain through the use of various gain 
boosting techniques [56][57]. These techniques, however, add a great deal to the design 
complexity of the amplifier and involve some added circuitry. In this implementation, the 
commonly-used two-stage amplifier topology was used [10]. 
6.3.2  D/A Converters 
This implementation uses a 1-bit and a 4-bit D/A converter for internal D/A 
conversion. The 1-bit one has to have high linearity since it is used in the signal path. The 
4-bit one is used in the correction path and need not to be very linearity (a linearity of about 
8 bits is sufficient). The 1-bit D/A converter output can be in the form of charge since it 
goes into the first-stage switched-capacitor filter. The output of the 4-bit D/A converter has 
to be a voltage since it drives the analog differentiator. 
Although the linearity of the 1-bit D/A converter is in principle guaranteed regardless 
the implementation, care must be taken to prevent data dependent charge feedthrough from 111 
entering the signal path in a capacitive 1-bit D/A converter. The capacitors C7 and C8, and 
the associated switches shown in Figure 6.9, form the 1-bit D/A converter. The C7 branch 
always provides a fixed positive charge and C8 branch always provides a fixed negative 
charge to a virtual ground when (I)2 goes to high. Switches S15, S21, S16 and S22 are on and 
switches S13, S17, S19 and S14, S18, S20 are off in clock phase clop In clock phase 02, if the 
1-bit digital input is high, switches S13, S17 and S14, S18 are on; if the 1-bit digital input is 
low, switches S13, S19 and S14, S20 are on. 
The differential charge entering the input nodes of the differential operational 
amplifier is ±(C7-1-C8)Vref, corresponding to either high or low 1-bit digital input. By 
arranging the subsequent sampling to occur during clock phase (1, the clock feedthrough 
charges from all the switches becomes equivalent to a capacitance error in C7 and C8, 
which will not cause distortion. Mismatches of the switches S13 and S14 or S15 and S16 will 
not introduce distortion but merely introduce some offset and gain errors to the 1-bit D/A 
conversion. 
The effects of the noise in the reference voltage V ref and the common-mode bias 
voltage Vcm will be analyzed next. The noise may be coupled in from the supply lines and 
the substrate or from the two references, V ref and Vcm. Any noise in V ref directly enters the 
signal. Care must be taken in the layout to minimize the noise coupling into V ref and V ref 
itself should have very low noise. The noise in Vcm is not as critical since a change in Van 
is equivalent to a common-mode input or output voltage change. The main effect of a 
common-mode opamp input voltage change is to increase the signal-dependent clock 
feedthrough charges entering the opamp from switches S17, S19, S18 and S20. With very 
small changes in Vcm, this effect can be make very small. 
The 4-bit D/A converter has to have a voltage output to drive the analog 
differentiator. To avoid using a buffer stage, a resistive divider is used in this 
implementation. The resistors R1 to R15 and the associated switches in Figure 6.9 are for 
the 4-bit D/A converter used in the correction path. The reference voltage used for the 1-
bit D/A converter can also be used for the 4-bit D/A converter, which helps to reduce the 112 
gain mismatch between the two D/A converters. The gain mismatch between the two D/A 
converters is directly added to the gain mismatch between the signal path and the correction 
path, which determines the effectiveness of the error correction scheme. A buffer may be 
used between the reference voltage used in the 1-bit D/A converter and the reference 
voltage used for the 4-bit D/A converter, to reduce the potential noise coupling from the O-
bit D/A converter to the 1-bit D/A converter. Correlated double sampling technique can be 
used to reduce the offset and the finite DC gain effects of the opamp used in the buffer [10]. 
As discussed in Chapter 5, for an oversampling ratio of 32 the linearity requirement 
on this 4-bit D/A converter is about 8 bits in order to prevent the in-band noise power 
introduced from this nonlinearity error to be dominant. This linearity should not be difficult 
to obtain with a careful layout of the resistive 4-bit D/A converter. 
6.3.3  Differentiator 
The cascade second-order analog differentiator discussed in Chapter 5 is used in this 
implementation. The circuitry associated with the opamp A1 shown in Figure 6.9 is the 
second-order differentiator. The single-ended version of this circuit was described in 
Chapter 5. 
The switches controlled by clock phases S23 and S24 are to be turned off slightly 
before the clock phases (Di or 02 go low, for reducing the signal-dependent clock 
feedthrough. While such switching off sequence may eliminate much of the signal-
dependent clock feedthrough effect, the remainder may still be an important source of 
distortion. 
The clock feedthrough noise from the switches associated with the first differentiator 
is less of a problem since the second differentiator will attenuate it at low frequencies. The 
switches S11 and S12 are most likely to contribute large signal-dependent clock feedthrough 
charge. However, since the output signal of opamp A1 is a first-order noise-shaped 
quantization noise, the in-band noise power contributed by clock feedthrough should be 
sufficiently low. This is due to the fact that the even-order harmonics from clock 113 
feedthrough is cancelled because of the fully differential structure, and the odd-order 
harmonics come from the noise-shaped baseband components, which are very small. 
The achievable operational speed of the whole oversampling D/A conversion system 
is primary limited by the settling requirement of the first-stage differentiator. The opamp 
used in the first stage differentiator has to process noise, which has large sample-to-sample 
voltage swing. From simulations, it was found that for this opamp, the output sample-to-
sample voltage swing can be as large as 1.8V when Vref = 2.5V. The voltage swing can be 
reduced by increasing the value of capacitors C3, C4, C5 and C6. However, C9 and C10 has 
to be increased by the same ratio in order to match the gains of the signal path and the 
correction path. This will increase the load on the opamps. 
6.3.4  Discrete-Time-To-Continuous-Time Buffer 
The signal integrity in a discrete-time analog system depends only on the signal 
values at the discrete time instants. The transitions between the discrete time instants are 
not part of the signal and do not affect the signal. In switched-capacitor circuits, these 
discrete time instants are at the end of the appropriate clock phases. A continuous-time 
signal, however, is defined continuously in time. The most commonly used conversion 
approach between a discrete-time analog signal and its corresponding continuous-time 
analog signal is a zero-order hold function, which was discussed in detail in Chapter 2. 
Circuit implementation of the discrete-time-to-continuous-time signal conversion 
typically involves a holding circuit and a buffer to drive the load of the following stage. The 
circuitry associated with the opamp A3 in Figure 6.9 is the discrete-time-to-continuous-time 
converter (buffer) used in this implementation [5]. 
In clock phase cb1, the output voltage from the previous stage is sampled into 
capacitors C15 and C16. In clock phase 02, C15 (C16) and C17 (C18) are connected in 
parallel. A pole is obtained from this buffer stage, which further attenuates the high 
frequency noise. The transfer function of this buffer in discrete time is 114 
C15
H (z) = 
-1  (6.5) 
C15 + C17 - 17Z 
At the opamp output, there is very small high frequency noise due to the low pass filtering 
from this pole and the pole implemented in the previous stage. The output of this opamp 
has very small sample-to-sample voltage swing due to the oversampling. 
An important advantage of this buffer is that the charge transfer from capacitor C15 
(C16) to capacitor C17 (C18) is accomplished not by the amplifier but by the RC loop which 
consists of switches S35 and the capacitors C15 and C17. This greatly reduces the glitch 
noise which typically exists in switched capacitor circuits during transitions when charges 
need to be transferred into an opamp's virtual ground. 
Analog circuit non-idealities introduce noise into the system in the above described 
conversion process. The effects of these non-idealities will now be analyzed. In the ideal 
zero-order hold signal shown in Figure 6.11(b), there is no time interval for the transitions 
of the voltage steps. A more realistic transition is shown in Figure 6.11(c), which shows the 
finite rise and fall times between the voltage steps. The transitions resemble the opamp 
finite bandwidth effects if the opamp settling can be approximated as a first-order system. 
This transition should not introduce distortion since it is a linear process, similar to passing 
the ideal zero-order hold signal through a linear first-order system. 
The second non-ideal effect is the opamp's slew rate limited settling. When this 
happens, the transitions between the voltage steps become signal dependent, introducing 
distortions. Figure 6.17(d) shows the zero-order hold output signal with opamp slew-rate-
limited settling, assuming that the whole settling process is slew-rate-limited for purpose 
of illustration. 
Slew-rate-limited settling occurs when the opamp input stage cannot provide enough 
current to charge or discharge the compensation capacitor for the demanded rate of voltage 
change at the opamp output, which is usually determined by the bandwidth of the opamp. 
An estimation of the distortions introduced from the slew-rate-limited settling was 
given in reference [52]. If the zero-order hold output signal is a sinusoidal signal and the 
rise and falling slew rates are the same, the n-th order harmonic distortion is 115 
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Figure 6.11.	  Discrete-time signal to zero-order-held continuous-
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where n=1,3,5,...and fo, Vo are the frequency and amplitude of the sinusoidal signal, 
respectively; fs is the sampling frequency and Sr is the opamp slew rate. For a 500kHz 
sinusoidal input signal with an amplitude of 1.5V and a sampling frequency of 32MHz, the 
third harmonic distortion is about 651.N for a slew rate of 300V /µS or a signal-to-third 
order harmonic distortion ratio of about 87dB. 
In this implementation, the opamp was designed to have a nominal unity gain 
frequency 150MHz and a nominal slew rate 500V/11S. The maximum sample-to-sample 
voltage swing at the opamp output is about 150mV, which is calculated from a 500kHz 116 
sinusoidal signal with an amplitude 1.5V and a sampling frequency 32MHz. The maximum 
rate of voltage change at the opamp output, resulting from the opamp bandwidth, is about 
150V/RS, much smaller than the opamp slew rate. 
The above slew rate and opamp bandwidth design guarantees that slewing will not 
occur unless one of the input transistors in the input differential pair of the opamp is cut off. 
One of the input transistors in a differential pair gets into the cutoff region when the input 
differential voltage exceeds 1, [VGS (DC) VT] ,  where VGS(DC) is the gate-to-source 
DC bias voltage and VT is the transistor threshold voltage. Since charge transfer in this 
buffer implementation is not achieved by the opamp, the opamp has very small sample-to-
sample input differential voltage swing, which greatly reduces the opamp slew-rate limited 
settling effect. 
An additional measure can be employed to eliminate, or at least reduce the slew-rate-
limited settling. This is making the maximum rate of the opamp output voltage dependant 
on the maximum rate of voltage change of the RC loop consisting of switch S35 and 
capacitors C15 and C17 in Figure 6.9, which is a first-order system. The maximum rate of 
voltage change of the RC loop can be controlled by the on-resistance of the switch S35, 
through appropriate choice of the WIL ratio of the switch S35. The settling of the RC loop 
should be faster than that limited by the opamp bandwidth but slower than the settling due 
to the opamp slew rate limit. However, the difficulty of doing this is that the on-resistance 
of the switch S35 has large variations over temperature and process. 
The third major error source is the noise introduced from clock jitter. The effect of 
clock jitter on the discrete-time to continuous-time signal transform is shown in Figure 
6.11(e). The error caused by clock jitter in an ideal zero-order hold is a serial of pulses 
shown in Figure 6.11(f). The amplitude of each error pulse is proportional to the sample-
to-sample output voltage swing, and the width of the error pulse depends on the jitter. 
The output of the discrete-time to continuous-time buffer contains very small amount 
of high frequency noise due to the preceding two-pole low-pass filtering and the use of 
multi-bit noise shaping. Assume that the timing jitter is a white noise with Gaussian 
distribution whose standard deviation is ae. If the output is a sinusoidal zero-order hold 117 
signal with an amplitude of V0 and a frequency off°, the power spectral density of the jitter 
noise can be estimated by [41] 
2 (A aenfo) 
2 
SE(f)  (6.7) 
fs 
, 
where fs is the sampling frequency. 
An upper bound can be established for the standard deviation of the timing jitter aE 
by requiring the in-band jitter noise power to be less than the total quantization noise of the 
n-bit digital input signal, which gives [41] 
1  12 . OSR 
GE <  (6.8) 
27rfo2n 
For a 16-bit D/A conversion resolution and a 500kHz sinusoidal input signal using an 
oversampling ratio of 32, the above condition results in GE < 1pS, a very tight requirement. 
§A  Noise Calculations 
The analog output signal contains noise from various noise sources. Besides the 
inherent digital quantization noise from the input 16-bit digital signal and from the noise-
shaping loops, the analog circuitry generates flicker or 1/f noise and thermal noise from the 
switched capacitors and the opamps. The flicker noise comes mainly from the opamps. Its 
power density distribution is inversely proportional to the MOS device size and the 
frequency. The exact amount of this noise depends on the process. Since the energy of the 
flicker noise is primarily at low frequencies, its noise contribution can be greatly reduced 
by using chopper stabilization or correlated double sampling techniques [10]. 
In this section, the main discussion will be focused on the thermal noise from the 
analog circuitry, namely the kT /C noise and the opamp thermal noise. 118 
6.4.1  kTIC Noise 
kTIC noise comes from sampling a voltage signal into a capacitor through an MOS 
switch which has finite on-resistance R0,. The on-resistance of the switch generates 
thermal noise that has a constant power spectral density of 4kTRon, where k is the 
Boltzmann's constant, k = 1.38x10-23 J/K, and T is the temperature in degrees Kelvin. 
This noise is sampled onto the capacitor through the RonC first-order loop when the switch 
is turned on. The total thermal noise power sampled onto the capacitor is thus given by 
4kTR  d.t.  kT  ec = r  (6.9)
C °  1 + (27cfRonC) 
4 12 
for each sampling action. All of this noise power falls inside 0 -fsfl frequency band due to 
the sampling. 
6.4.2  Opamp Thermal Noise 
Opamp thermal noise is usually dominated by the thermal noise generated by the 
input differential pair. The derivation here for the opamp thermal noise follows the 
derivation in reference [53]. 
The gate-referred thermal noise power spectral density of an MOS transistor operated 
in its saturation region is [54] 
8 kT SO(f) =  (6.10) 
where g, is the transconductance of the transistor. This is also the input-referred thermal 
noise power spectral density at one of the differential pair inputs. In a fully-differential 
amplifier, the g,n above is the same as that used to calculate the opamp's single-ended 
unity-gain bandwidth, i.e. 
r  gm  (6.11) 
1BW  27cC 
where Cc is the compensation capacitor which determines the dominant pole frequency. 119 
Approximating the opamp as a single-pole system, the opamp single-ended input 
referred thermal noise power is then given by 
i 
8 kT 
2kT e2 0  = 
g 
df =  1r  .  (6.12) 
0  1+ ( 2/cfCci2  --C 
gm 
This noise power will all fall into the frequency band of 0 fs12 due to sampling, similarly 
to the kT /C noise. 
6.4.3  Signal-to-Noise Ratio Calculation 
In this implementation, fully-differential structures are used. The signal power is 
increased by 6dB due to the doubling of the signal voltage swing range from the fully 
differential structures as compared to the single-ended implementation. The thermal noise 
power calculation is processed by first calculating the single-ended thermal noise power. 
The total thermal noise poiver is increased by 3 dB for the differential circuitry. The 1/f 
noise is not included in the calculation. 
Refer to Figure 6.9, the simplified schematics of the analog circuit. The signal at the 
final output has a single-ended peak-to-peak voltage swing of 3 volts. The single-ended 
signal power is thus 
10  log( 40. 0.5 dBv.  (6.13) 
The fully differential signal power is thus 6.5 dBv. 
The thermal noise from the differentiator path is neglected in the calculation of noise 
since it is noise-shaped by the capacitors C9 and C10. 
Referring to Figure 6.9, the kT /C noise generated from the switched capacitors C1, C5 
and C9 is first-order noise-shaped by C9. The in-band noise contribution from these 
capacitors should be negligible as compared to other noise sources. The kT /C noise 
generated from the switched capacitors C13 and C15 has a voltage gain equal to one to the 120 
Noise source  Noise power (dBv)  Notes 
KT/C noise  -82.5 
' Digital noise has peak 
signal power normalized 
Opamp thermal noise  -93.5  to 6.5 dBv. 
Digital quantization noise*  -84.5 
Noise from noise-shaping loop'  -83.5 
Total noise power  -78.6 dBv 
Peak signal power  6.5 dBv 
Peak signal-to-noise ratio  85.1 dB 
Table 6.2.  Summarization of the calculated inband noise. 
system output at low frequencies. There are two sampling actions on these capacitors 
during each clock period, doubling the noise power by a factor of 2. The total noise power 
from these two capacitors is calculated to be -73 dBv at room temperature. 
The noise from the switched capacitor C7 has a low frequency voltage gain 1.2 and it 
is also sampled twice in each clock period. The total noise power from this capacitor is -74 
dBv at room temperature. 
The total kT /C noise is thus -70.5 dBv. 
The compensation capacitor for opamp A2 is 0.77pF, and 0.8pF for opamp A3. The 
noise from these opamps has a low-frequency voltage gain 1 from the inputs of the two 
opamps to the system output. The total thermal noise from the opamps was calculated, 
using (6.12), to be -81.5 dBv. 
The total thermal noise power is -70.2 dBv. With an oversampling ratio of 32 and 
taking into the account of the fully differential circuitry, the total in-band thermal noise 
power becomes -82.2 dBv. 121 
The 16-bit input digital sinusoidal signal has a peak signal-to-noise ratio of 96 dB. 
However, since the full-scale analog output (6.5 dBv) corresponds to -5 dB digital input, 
the digital quantization noise normalized to the full-scale analog output signal power of 6.5 
dBv is -96 + 5 + 6.5 = -84.5 dBv. 
The in-band digital quantization noise generated from the noise-shaping loop is -83.5 
dBv normalized to the same signal power of 6.5 dBv. 
The total theoretical signal-to-noise ratio is about 85.1 dB. Table 6.2 summarizes the 
calculated noise for the fully differential structure. The digital noise is normalized such that 
the peak digital signal power is equivalent to the power of 2.12 V,.,,, (or 6.53 dBv) analog 
voltage signal. 
61  Measurement Results 
The implemented chips were originally designed for high speed (a clock frequency of 
32 Mhz), and modest conversion resolution (80+ dB peak SNR) with about 90 dB dynamic 
range. However, the common-mode voltage of the output buffer in the analog chip was 
found to be oscillating at around 22 MHz with about 250 mV peak-to-peak amplitude. This 
introduces large distortion and noise. The problem was caused by not having enough phase 
margin in the common-mode loop of the output buffer amplifier. The oscillation in the 
common-mode loop can be stopped by connecting a large external capacitor to either of the 
two differential outputs. Two 4700 pF external capacitors were used in carrying out the 
measurement, each connected to one of the outputs. This effectively stops the oscillation 
but greatly reduces the achievable clock frequency. For this reason, the experimental chip 
was evaluated at audio frequencies instead of the originally intended high conversion 
frequency of up to 1 M-sample/second. 
Figure 6.12 shows the measured differential output for a -5 dB digital input sinusoidal 
signal. Figure 6.13 shows the measured baseband spectrum of the corrected and the 
uncorrected outputs, with 2048 point FFT bins in the frequency band. The slight attenuation 
at frequencies close to 24 kHz comes from the amplitude response of the anti-aliasing filter 122 
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Figure 6.12.	  The measured differential output from a -5 dB digital 
input sinusoidal signal. 
in the Audio Precision signal analyzer. Figure 6.14 shows the measured total in-band 
harmonic distortion plus noise in dB with reference to the measured signal power as a 
function of the input digital signal amplitude, where 0 dB corresponds to the output levels 
of the digital quantizers in the noise-shaping loop. 
The measurement results can be summarized as follows. 
1.	  The corrected output has substantially higher dynamic range and signal-to-
noise ratio compared to the uncorrected output, as illustrated in Figure 6.13 and 
6.14. However, the result is still about 10 dB less than the theoretically 
calculated and simulated results. 
2.	  The peak signal-to-(distortion + noise) ratio is limited to about 67 dB, as shown 
in Figure 6.14. This result is primary due to second-order harmonic distortion, 
as seen in Figure 6.13(b). While the third and higher order harmonic distortions 
are more than 90 dB below the signal, the second-order distortion is only about 123 
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Figure 6.13.  The measured output signal spectrum 
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69 dB below the signal. Ideally, the even-order distortions should be much less 
than the odd order distortions since a fully differential structure was used. 
3.	  Various tests were done to find out the possible sources for the high noise level 
and the large second-order distortion. One test was to disable the signal path and 
the correction path individually, and then measure the output for each case. As 
shown in Figure 6.13 (a), when the correction path is disabled, the noise level 
at low frequencies is about 10 dB less than that in Figure 6.13 (b). Figure 6.15 
shows the measured output spectrum when the signal path is disabled. The noise 
level at low frequencies from this figure is about 12 dB less than that shown in 
Figure 6.13 (b). This test indicates that the high noise level (about 10 dB higher 
than the expected) comes from the interaction between the signal path and the 0.0 
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Figure 6.15.  Output signal spectrum when the signal path is disabled. 
correction path. Large parasitic capacitances exist between the signal path and 
the correction path in the layout. This is most likely the cause for the high level 
of noise in the corrected output, since the correction path processes the error, 
which is close to a wide band noise, resulting in an overall increase of the noise 
floor in the output spectrum shown in Figure 6.13 (b). 
4.	  The second-order distortion in the uncorrected output shown in Figure 6.13(a) 
is at about -82dB below the signal, instead of -69 dB below the signal in the 
corrected output. This suggests that the second order distortion may also largely 
due to the large parasitic capacitances between the signal path and the 
correction path. 
5.	  Despite  the  above problems caused by the  practical  issues  in  the 
implementation, the implemented system demonstrated the usefulness of the 
dual-quantization noise-shaping scheme and verified the theoretical concept. 126 
7. CONCLUSIONS  
a Summary 
Linear conversion of a digital signal to an analog signal corresponds to  a linear 
scaling of an analog reference by the digital signal. Circuit non-idealities in this scaling or 
conversion process introduce both noise and non-linear distortion. Conventional digital-to-
analog (D/A) converters convert the signal at a rate slightly higher than the signal's Nyquist 
rate. Any noise or distortion introduced in these converters falls directly inside the signal 
band. Further more, the analog lowpass filter needed for removing the out-of-band image 
components is usually complex since there is only a very narrow transition band available 
for the filer. 
The above shortcomings associated with Nyquist-rate D/A converters can be 
overcome by employing oversampling and noise-shaping. Oversampling greatly reduces 
the complexity of the analog lowpass filter by providing a much wider transition band to 
the filter. It also reduces the inband electronic noise. In addition, the internal D/A 
conversion can be inherently linear if a single-bit internal D/A converter is used. 
Using single-bit internal D/A converters, oversampling data converters can achieve 
very high performance without requiring high precision analog components. However, 
single-bit oversampling D/A converters either require a high oversampling ratio or 
complex analog lowpass filters, or both. To reduce the oversampling ratio, and hence the 
power consumption and/or silicon area, multi-bit internal D/A converters should be used. 
The difficulty is that the linearity of the multi-bit internal D/A converter has to be at least 
the same as that required for the overall system. 
The dual-quantization technique discussed in this thesis provides a good solution for 
implementing oversampling D/A converters with multi-bit internal D/A conversion 
characteristics. The technique improves the performance dramatically while adding very 
little to the analog and digital circuit complexity. The linearity requirement for the internal 
multi-bit D/A converter is also greatly reduced, since it is not directly in the signal path and 127 
is followed by an analog differentiator which attenuates the noise and distortion due to the 
D/A converter non-linearity error in low frequencies. Using an oversampling ratio of 64, 
and a 4-bit D/A converter with 10-bit linearity, higher than 118 dB peak signal-to-noise 
ratio can be achieved, corresponding to 20 bit data conversion performance. 
Various considerations for designing and implementing oversampling D/A 
converters using the dual-quantization techniques were discussed in this thesis, particularly 
the multi-bit D/A converter linearity requirement. The matching requirements between the 
signal path and the correction path for effective error correction were also analyzed in 
detail. The results were given in the form of figures so that a design choice can be checked 
quickly. 
An experimental implementation of an oversampling D/A converter using the dual-
quantization technique for the purpose of verifying the concept was included in this 
research. The implementation included a digital noise-shaping system and the analog 
section of the oversampling D/A conversion system. Despite the 10 dB higher noise than 
the expected value and high second-order harmonic distortion due to practical problems 
with the implementation, the implemented system shows that the corrected output hasmore 
than 20 dB improvement over the uncorrected output in both signal-to-noise ratio and 
dynamic range, demonstrating the validity of the concept. 
2,1  Recommendations for Future Investigation 
The implemented system suffered about 10 dB loss in signal-to-noise ratio and 
dynamic range due to the practical implementation. The sources of the added noise and 
second-order distortion have been identified. It was mostly due to the large parasitic 
capacitance between the signal path and the correction path. This error can be eliminated 
with minor changes in the layout. Unfortunately, the implementation was done in a 
commercial process and it is uncertain when the next research project chips will be 
available. This will certainly be the most immediate step in furthering this research. 128 
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Figure 7.1.	  Simplified schematics of the analog circuitry for a possible 
future implementation in high speed applications. 
For high-speed applications, the opamp used in the cascade second-order 
differentiator may become the dominant limitation on the achievable operational speed. 
Considering that in high-speed applications the demand on the resolution is usually less 
than that in audio applications, a first-order analog differentiator may be adequate 
following the multi-bit D/A converter to attenuate the noise from the nonlinearity error. 
Then, there is no opamp needed in the correction path. Using a 4-bit D/A converter with 
about 10-bit linearity and an oversampling ratio of 32, the peak signal-to-noise ratio 
obtainable is about 87 dB. 
An implementation of the above system is shown in Figure 5.8. Figure 7.1 shows the 
simplified schematics for a possible implementation of the analog circuitry, which is 
similar to that used in reference [37]. In the implementation of reference [37], the charge 129 
entering the opamp virtue ground in each clock period is a 1-bit signal, which makes the 
system very sensitive to clock jitter and the opamp nonidealities. In this implementation, 
the charge entering the opamp virtual ground is a multi-bit signal, making this system much 
less sensitive to these nonidealities. 
The most important characteristics of this implementation is that no opamps are used 
in the sampled-data circuitry. Opamps are only needed in the continuous-time filtering 
stage. The bandwidth requirements of these opamps can be substantially easier than the 
ones used in the sampled-data system. The achievable conversion rate is now limited by the 
achievable maximum operational speed of the digital interpolation filter and the noise-
shaping loop. Another important advantage of this system is that kT /C noise is limited 
primarily by the capacitors C3 and C4. The kT /C noise from C1 and C2 is first-order noise 
shaped, and hence will be negligible compared to other noise contributions. Since only C3 
and C4 are important in kT /C noise contribution, only they have to be large enough in size. 
This will result in substantial savings in silicon area compared to using a switched-
capacitor filter for first-stage lowpass filtering. The sensitivities of the system performance 
to clock jitter, opamp slew rate, opamp DC gain and bandwidth, etc., are also topics for 
future investigation. 130 
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Appendix  136 
TEST & MEASUREMENT SETUP  
The block diagram of the test and measurement setup used in evaluating the 
performance of the experimental chips is shown in Figure A.1. The System One with DSP 
tester from Audio Precision Inc. (AP) is the primary test equipment in this setup. The 
generator section of the tester generates a 16-bit to 24 bit digital sine wave at the sample 
rate of 96 kHz. The sine wave is then 16x interpolated by simply holding each sample for 
16 clock periods. The output from the 16x interpolation is a 16-bit sine wave at the sample 
rate of 1.536 MHz, corresponding to a 32x oversampling with an audio bandwidth of 24 
kHz. This digital signal is then used as the input to the digital chip. 
The output from the analog chip goes into the analyzer section of the AP tester. The 
results are then transferred to an IBM PC computer, through a PC board supplied with the 
tester. 
A double-sided copper board with separate digital and analog ground planes and 
separate analog and digital power supplies was used in the evaluation of the chips. The two 
ground planes are connected at the boundary very close to the analog and digital ground 
post. This greatly reduces the digital switching noise coupled into the analog circuitry. 
Instead of simply connecting all the ground returns directly to the ground plane, large-
current-carrying ground returns were routed separately to the ground post. Supplies to both 
the digital and the analog chips were bypassed with a 0.1 i.tF capacitor at the socket pin. 
The analog +5V power supply comes from the +15V supply through a 7805 power 
regulator to reduce the noise from the DC power supply. Figure A.2 shows the schematics 
of the +5V analog supply regulator. A 2.5V voltage reference for the analog chip is 
generated from an LM336-2.5 voltage reference diode. The schematics of the 2.5V 
reference voltage supply is shown in Figure A.3. 137 
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